IS61LF51236A-7.5TQI ISSI, Integrated Silicon Solution Inc, IS61LF51236A-7.5TQI Datasheet
IS61LF51236A-7.5TQI
Specifications of IS61LF51236A-7.5TQI
Available stocks
Related parts for IS61LF51236A-7.5TQI
IS61LF51236A-7.5TQI Summary of contents
Page 1
... IS61LF25672A IS61VF25672A IS61LF51236A IS61VF51236A IS61LF102418A IS61VF102418A 256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Burst sequence control using MODE input • ...
Page 2
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A BLOCK DIAGRAM CLK ADV ADSC ADSP 19/ BWE BW(a-h) x18: a,b x36: a-d x72: a-h CE CE2 CE2 POWER ZZ DOWN OE 2 IS61LF102418A MODE A0 CLK BINARY COUNTER A1 CLR MEMORY ARRAY 17/18 19/ ADDRESS REGISTER CE CLK 36, DQ(a-d) BYTE WRITE REGISTERS CLK ...
Page 3
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 165-PIN BGA 165-Ball, 13x15 mm BGA BOTTOM VIEW 209-BALL BGA 209-Ball BGA 1 mm Ball Pitch Ball Array BOTTOM VIEW Integrated Silicon Solution, Inc. Rev. K 07/29/2010 IS61LF102418A 119-PIN BGA 119-Ball, 14x22 mm BGA BOTTOM VIEW 3 ...
Page 4
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A PIN CONFIGURATION — 256K X 72, 209-Ball PBGA (TOP VIEW DQg DQg A BWc B DQg DQg BWh C DQg DQg D DQg DQg VSS E DQPg DQPc V DDQ F DQc DQc VSS G DQc DQc V DDQ H DQc DQc VSS J DQc DQc V DDQ K NC ...
Page 5
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 119 BGA PACKAGE PIN CONFIGURATION DDQ DQc DQPc Vss E DQc DQc Vss F V DQc Vss DDQ BWc G DQc DQc H DQc DQc Vss DDQ DD K DQd DQd Vss BWd L DQd DQd M V DQd Vss DDQ N DQd DQd ...
Page 6
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 119 BGA PACKAGE PIN CONFIGURATION 1M 18 (TOP VIEW DDQ DQb NC Vss E NC DQb Vss Vss DDQ BWb G NC DQb H DQb NC Vss DDQ DQb Vss L DQb NC Vss M V DQb Vss DDQ N DQb NC Vss P NC DQPb Vss R NC ...
Page 7
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 165 PBGA PACKAGE PIN CONFIGURATION 512K 36 (TOP VIEW CE2 C DQPc NC V DDQ D DQc DQc V DDQ E DQc DQc V DDQ F DQc DQc V DDQ G DQc DQc V DDQ H NC Vss NC J DQd DQd V DDQ K DQd DQd V DDQ L DQd DQd V DDQ ...
Page 8
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 165 PBGA PACKAGE PIN CONFIGURATION 1M 18 (TOP VIEW CE2 DDQ D NC DQb V DDQ E NC DQb V DDQ F NC DQb V DDQ G NC DQb V DDQ H NC Vss NC J DQb NC V DDQ K DQb NC V DDQ L DQb NC V DDQ M DQb NC V DDQ ...
Page 9
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A PIN CONFIGURATION 100-Pin TQFP 100 DQPc 1 2 DQc 3 DQc 4 VDDQ 5 VSS DQc 6 DQc 7 8 DQc 9 DQc 10 VSS 11 VDDQ DQc 12 13 DQc VDD 16 NC VSS 17 DQd 18 19 DQd 20 VDDQ 21 VSS 22 DQd DQd 23 DQd 24 25 DQd 26 VSS 27 VDDQ ...
Page 10
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A PIN CONFIGURATION 100-Pin TQFP 100 VDDQ 4 5 VSS DQb 9 DQb 10 VSS VDDQ 11 DQb 12 13 DQb VDD VSS 18 DQb DQb 19 VDDQ 20 21 VSS 22 DQb 23 DQb 24 DQPb VSS VDDQ 1024K x 18 PIN DESCRIPTIONS A0, A1 Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus ...
Page 11
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A (1-8) TRUTH TABLE (3CE option) OPERATION ADDRESS Deselect Cycle, Power-Down None Deselect Cycle, Power-Down None Deselect Cycle, Power-Down None Deselect Cycle, Power-Down None Deselect Cycle, Power-Down None Snooze Mode, Power-Down None Read Cycle, Begin Burst External ...
Page 12
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A (1-8) TRUTH TABLE (1CE option) NEXT CYCLE Deselected Read, Begin Burst Read, Begin Burst Write, Begin Burst Read, Begin Burst Read, Begin Burst Read, Continue Burst Read, Continue Burst Read, Continue Burst Read, Continue Burst Write, Continue Burst ...
Page 13
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A INTERLEAVED BURST ADDRESS TABLE (MODE = V External Address 1st Burst Address LINEAR BURST ADDRESS TABLE (MODE = VSS) A1', A0' = 1,1 ABSOLUTE MAXIMUM RATINGS Symbol Parameter T Storage Temperature STG P Power Dissipation D I Output Current (per I/O) OUT Voltage Relative to Vss for I/O Pins ...
Page 14
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A OPERATING RANGE (IS61LFxxxxx) Range Ambient Temperature Commercial 0°C to +70°C Industrial -40°C to +85°C OPERATING RANGE (IS61VFxxxxx) Range Ambient Temperature Commercial 0°C to +70°C Industrial -40°C to +85°C DC ELECTRICAL CHARACTERISTICS Symbol Parameter Test Conditions V Output HIGH Voltage ...
Page 15
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A (1,2) CAPACITANCE Symbol Parameter C Input Capacitance IN C Input/Output Capacitance OUT Notes: 1. Tested initially and after any design or process changes that may affect these parameters. 2. Test conditions 25° MHz 3.3V I/O AC TEST CONDITIONS Parameter Input Pulse Level ...
Page 16
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 2.5V I/O AC TEST CONDITIONS Parameter Input Pulse Level Input Rise and Fall Times Input and Output Timing and Reference Level Output Load See Figures 3 and 4 2.5V I/O OUTPUT LOAD EQUIVALENT Z = 50Ω O OUTPUT Figure 3 16 IS61LF102418A Unit ...
Page 17
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A READ/WRITE CYCLE SWITCHING CHARACTERISTICS Symbol Parameter fmax Clock Frequency t Cycle Time KC t Clock High Time KH t Clock Low Time KL t Clock Access Time KQ t (2) Clock High to Output Invalid KQX t (2,3) Clock High to Output Low-Z KQLZ (2,3) ...
Page 18
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A READ/WRITE CYCLE TIMING t CLK ADSP t SS ADSC ADV Address RD1 BWE BWd-BWa t t CES CEH CES CEH CE2 t t CES CEH CE2 OE High-Z DATA OUT t KQLZ t KQ High-Z DATA IN Single Read Flow-through 18 IS61LF102418A ADSP is blocked by CE inactive ...
Page 19
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A WRITE CYCLE TIMING CLK ADSP ADSC ADV must be inactive for ADSP Write ADV Address WR1 BWE t WS BWd-BWa WR1 t t CES CEH CES CEH CE2 t t CES CEH CE2 OE High-Z DATA OUT t DS High-Z DATA IN 1a Single Write Integrated Silicon Solution, Inc ...
Page 20
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A SNOOZE MODE ELECTRICAL CHARACTERISTICS Symbol Parameter I Current during SNOOZE MODE active to input ignored PDS t ZZ inactive to input sampled PUS t ZZ active to SNOOZE current ZZI t ZZ inactive to exit SNOOZE current RZZI SNOOZE MODE TIMING CLK t PDS ZZ setup cycle ...
Page 21
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A IEEE 1149.1 SERIAL BOUNDARY SCAN (JTAG) The IS61LF/VF51236A and IS61LF/VF102418A have a serial boundary scan Test Access Port (TAP) in the PBGA package only. This port operates in accordance with IEEE Standard 1149.1-1900, but does not include all functions required for full 1149 ...
Page 22
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A TEST DATA OUT (TDO) The TDO output pin is used to serially clock data-out from the registers. The output is active depending on the current state of the TAP state machine (see TAP Controller State Diagram). The output changes on the falling edge of TCK and TDO is connected to the Least Significant Bit (LSB) of any register ...
Page 23
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A TAP INSTRUCTION SET Eight instructions are possible with the three-bit instruction register and all combinations are listed in the Instruction Code table. Three instructions are listed as RESERVED and should not be used and the other five instructions are described below ...
Page 24
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A INSTRUCTION CODES Code Instruction Description 000 EXTEST Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant. 001 IDCODE Loads the ID register with the vendor ID code and places the register between TDI and TDO ...
Page 25
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A TAP Electrical Characteristics Over the Operating Range Symbol Parameter V Output HIGH Voltage OH1 V Output HIGH Voltage OH2 V Output LOW Voltage OL1 V Output LOW Voltage OL2 V Input HIGH Voltage IH V Input LOW Voltage IL I Input Load Current ...
Page 26
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A TAP AC TEST CONDITIONS Input pulse levels 0 to 2.5V/0 to 3.0V Input rise and fall times Input timing reference levels Output reference levels Test load termination supply voltage TAP TIMING 1 t THTH TCK TMS TDI TDO 26 IS61LF102418A TAP Output Load Equivalent 1ns 1 ...
Page 27
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 165 PBGA BOUNDARY SCAN ORDER (512K x 36) Signal Bump Bit # Name ID Bit # 1 MODE 11P 10P 10R 11R 11H 31 12 DQa 11N 32 13 DQa 11M 33 14 DQa 11L 34 15 DQa 11K 35 16 DQa 11J 36 17 DQa 10M ...
Page 28
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 165 PBGA BOUNDARY SCAN ORDER (1M x 18) Signal Bump Bit # Name ID Bit # 1 MODE 11P 10P 10R 11R 11H 11N 11M 11L 11K 11J 36 17 DQa 10M 37 18 DQa 10L 38 19 DQa 10K 39 20 DQa 10J 40 28 IS61LF102418A ...
Page 29
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 209 BOUNDARY SCAN ORDER (256K X 72) Integrated Silicon Solution, Inc. Rev. K 07/29/2010 IS61LF102418A 29 ...
Page 30
... IS61LF51236A-7.5TQ IS61LF51236A-7.5B2 IS61LF51236A-7.5B3 IS61LF102418A-6.5TQ IS61LF102418A-6.5TQL IS61LF102418A-6.5B2 IS61LF102418A-6.5B3 IS61LF102418A-7.5TQ IS61LF102418A-7.5B2 IS61LF102418A-7.5B3 Order Part Number IS61LF25672A-6.5B1I IS61LF51236A-6.5TQI IS61LF51236A-6.5TQLI IS61LF51236A-6.5B2I IS61LF51236A-6.5B2LI IS61LF51236A-6.5B3I IS61LF51236A-7.5TQI IS61LF51236A-7.5TQLI IS61LF51236A-7.5B2I IS61LF51236A-7.5B3I IS61LF51236A-7.5B3LI IS61LF102418A-6.5TQI IS61LF102418A-6.5B2I IS61LF102418A-6.5B3I IS61LF102418A-7.5TQI IS61LF102418A-7.5TQLI IS61LF102418A-7.5B2I IS61LF102418A-7.5B3I IS61LF102418A-7.5B3LI Package 209 PBGA 100 TQFP 119 PBGA 165 PBGA ...
Page 31
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A ORDERING INFORMATION (V Commercial Range: 0°C to +70°C Configuration Access Time 256Kx72 6.5 512Kx36 6.5 512Kx36 7.5 1Mx18 6.5 1Mx18 7.5 Industrial Range: -40°C to +85°C Configuration Access Time 256Kx72 6.5 512Kx36 6.5 512Kx36 7.5 1Mx18 6.5 1Mx18 7 ...
Page 32
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 32 IS61LF102418A Integrated Silicon Solution, Inc. Rev. K 07/29/2010 ...
Page 33
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A Integrated Silicon Solution, Inc. Rev. K 07/29/2010 IS61LF102418A 33 ...
Page 34
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A 34 IS61LF102418A Integrated Silicon Solution, Inc. Rev. K 07/29/2010 ...
Page 35
... IS61LF25672A IS61LF51236A IS61VF25672A IS61VF51236A IS61VF102418A Integrated Silicon Solution, Inc. Rev. K 07/29/2010 IS61LF102418A 35 ...