M29W320DT70ZE6F NUMONYX, M29W320DT70ZE6F Datasheet - Page 54

• Manufacturer Part Number: M29W320DT70ZE6F
• Description: IC FLASH 32MBIT 70NS 48TFBGA
• Manufacturer: NUMONYX
• Series: Axcell™r

Specifications of M29W320DT70ZE6F

• Format - Memory: FLASH
• Memory Type: FLASH - Nor
• Memory Size: 32M (4Mx8, 2Mx16)
• Speed: 70ns
• Interface: Parallel
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-TFBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

10
54/56
Revision history
Table 28.
26-May-2003
19-Nov-2002
16-Aug-2005
08-Jun-2001
22-Jun-2001
07-Feb-2002
05-Oct-2001
05-Apr-2002
March-2001
27-Jul-2001
Date
Document revision history
Revision
-01
-02
-03
-04
-05
-06
-07
7.1
7.2
8.0
First Issue (Brief Data)
Document expanded to full Product Preview
Minor text corrections to Read/Reset and Read CFI commands and
Status Register Error and Toggle Bits.
Document type: from Product Preview to Preliminary Data
TFBGA connections and Block Addresses (x16) diagrams
clarification
Write Protect and Block Unprotect clarification
CFI Primary Algorithm table, Block Protection change
Added Block Protection Appendix
“Write Protect/V
consistent with abbreviation. Changes to the V
description,
clarified. Modified description of V
Command section. Added V
Figure
Clarified Read/Reset operation during Erase Suspend.
TFBGA package changed from 48 ball to 63 ball
Description of Ready/Busy signal clarified (and
Clarified allowable commands during block erase
Clarified the mode the device returns to in the CFI Read Query
command section
Erase Suspend Latency Time (typical and maximum) added to
Program, Erase Times and Program, Erase Endurance Cycles table.
Typical values added for Icc1 and Icc2 in DC characteristics table.
Logic Diagram and Data Toggle Flowchart corrected.
Revision numbering modified: a minor revision will be indicated by
incrementing the digit after the dot, and a major revision, by
incrementing the digit before the dot (revision version 07 equals 7.0).
Document promoted to full datasheet.
Data Retention added to
Program, Erase Endurance
Cycles column removed. TSOP48 package mechanical updated.
Lead-free package options E and F added to
Information
TFBGA48 package added throughout document.
1.
Scheme.
Figure 13
PP
” pin renamed to “V
and
Table 6: Program, Erase Times and
Table
PP
Cycles, and Typical after 100k W/E
Changes
/WP decoupling capacitor to Figure
15. I
PP
/WP operation in Unlock Bypass
PP
PP
/Write Protect” to be
added to
Table 18: Ordering
PP
Figure 12
/WP pin
Table 11
modified)
and I
CC3