- Components/
- Integrated Circuits (ICs)/
- Memory/
PSD834F2-90J
PSD834F2-90J | |
|---|---|
| Manufacturer Part Number | PSD834F2-90J |
| Description | IC FLASH 2MBIT 90NS 52PLCC |
| Manufacturer | STMicroelectronics |
| PSD834F2-90J datasheets |
|
Availability: In stock
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of PSD834F2-90J | |||
|---|---|---|---|
| Format - Memory | FLASH | Memory Type | FLASH |
| Memory Size | 2M (256K x 8) | Speed | 90ns |
| Interface | Parallel | Voltage - Supply | 4.5 V ~ 5.5 V |
| Operating Temperature | 0°C ~ 70°C | Package / Case | 52-PLCC |
| Lead Free Status / RoHS Status | Contains lead / RoHS non-compliant | Other names | 497-2006-5 |
PrevNext
PSD813F2V, PSD854F2V
Table 33. Status During Power-On Reset, Warm Reset and Power-down Mode
Port Configuration
MCU I/O
Input mode
Valid after internal PSD
PLD Output
configuration bits are
loaded
Address Out
Tri-stated
Data Port
Tri-stated
Peripheral I/O
Tri-stated
Register
PMMR0 and PMMR2
Cleared to '0'
Cleared to '0' by internal
Macrocells flip-flop status
Power-On Reset
Initialized, based on the
1
selection in PSDsoft
VM Register
Configuration menu
All other registers
Cleared to '0'
Note: 1. The SR_cod and PeriphMode bits in the VM Register are always cleared to '0' on Power-On Reset or Warm Reset.
68/109
Power-On Reset
Warm Reset
Input mode
Valid
Tri-stated
Tri-stated
Tri-stated
Power-On Reset
Warm Reset
Unchanged
Depends on .re and .pr
equations
Initialized, based on the
selection in PSDsoft
Configuration menu
Cleared to '0'
Doc ID 10552 Rev 3
Power-down Mode
Unchanged
Depends on inputs to PLD
(addresses are blocked in
PD mode)
Not defined
Tri-stated
Tri-stated
Power-down Mode
Unchanged
Depends on .re and .pr
equations
Unchanged
Unchanged
Related parts for PSD834F2-90J | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V | STMicroelectronics |
|
|
|
PLCC52 | STMicroelectronics |
|
|
|
IC FLASH 2MBIT 150NS 52PLCC | STMicroelectronics |
|
|
|
IC FLASH 2MBIT 150NS 52QFP | STMicroelectronics |
|
|
|
IC FLASH 2MBIT 70NS 52QFP | STMicroelectronics |
|
|
|
IC FLASH 2MBIT 90NS 52QFP | STMicroelectronics |
|
|
|
IC FLASH 2MBIT 200NS 52PLCC | STMicroelectronics |
|
|
|
IC FLASH 2MBIT 70NS 52PLCC | STMicroelectronics |
|
|
|
IC FLASH 2MBIT 90NS 52PLCC | STMicroelectronics |
|
|
|
IC FLASH 2MBIT 90NS 52QFP | STMicroelectronics |
|
|
|
IC FLASH 2MBIT 200NS 52QFP | STMicroelectronics |
|
|
|
STMicroelectronics |
|
|
|
|
STMicroelectronics |
|
|
|
|
STMicroelectronics |
|
|
|
|
Flash Psd, 3.3v Supply, For 8-bit Mcus 2 Mbit 256 Kbit Dual Flash Memories And 64 Kbit Sram | STMicroelectronics |
|

