MT46V16M16FG-75:F Micron Technology Inc, MT46V16M16FG-75:F Datasheet - Page 72

• Manufacturer Part Number: MT46V16M16FG-75:F
• Description: IC DDR SDRAM 256MBIT 60FBGA
• Manufacturer: Micron Technology Inc
• Type: DDR SDRAMr

Specifications of MT46V16M16FG-75:F

• Format - Memory: RAM
• Memory Type: DDR SDRAM
• Memory Size: 256M (16Mx16)
• Speed: 7.5ns
• Interface: Parallel
• Voltage - Supply: 2.3 V ~ 2.7 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 60-FBGA
• Organization: 16Mx16
• Density: 256Mb
• Address Bus: 15b
• Access Time (max): 750ps
• Maximum Clock Rate: 266MHz
• Operating Supply Voltage (typ): 2.5V
• Package Type: FBGA
• Operating Temp Range: 0C to 70C
• Operating Supply Voltage (max): 2.7V
• Operating Supply Voltage (min): 2.3V
• Supply Current: 185mA
• Pin Count: 60
• Mounting: Surface Mount
• Operating Temperature Classification: Commercial
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Figure 35:
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
DDR_x4x8x16_Core2.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
x4, x8 Data Output Timing –
Notes:
DQ (first data no longer valid)
DQ (first data no longer valid)
1.
2.
3. DQ transitioning after DQS transition define the
4. For a x4, only two DQ apply.
5.
6. The data valid window is derived for each DQS transitions and is defined as
All DQ and DQS collectively
t
t
transition, and ends with the last valid DQ transition.
T2n are an “early DQS”; at T3, a “nominal DQS”; and at T3n, a “late DQS”.
t
HP is the lesser of
DQSQ is derived at each DQS clock edge, is not cumulative over time, begins with DQS
QH is derived from
DQ (last data valid)
DQ (last data valid)
DQS
DQ 4
DQ 4
DQ 4
DQ 4
DQ 4
DQ 4
CK#
CK
Earliest signal transition
3
6
Latest signal transition
T1
t
DQSQ,
t
CL or
t
HP:
t HP 1
t
t
QH =
CH clock transition collectively when a bank is active.
t
QH, and Data Valid Window
70
t
HP -
t HP 1
t DQSQ 2
t QH 5
t
QHS.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
T2
window
Data
valid
T2
T2
T2
t HP 1
256Mb: x4, x8, x16 DDR SDRAM
T2n
t DQSQ 2
t
t QH 5
DQSQ window. DQS transitions at T2 and
window
t HP 1
T2n
T2n
Data
valid
T2n
T3
t QH 5
t DQSQ 2
©2003 Micron Technology, Inc. All rights reserved.
t HP 1
window
Data
valid
T3
T3
T3
T3n
t DQSQ 2
t QH 5
t HP 1
Operations
t
QH -
T4
window
T3n
T3n
Data
valid
t
T3n
DQSQ.