LP5526TL/NOPB National Semiconductor, LP5526TL/NOPB Datasheet - Page 22

• Manufacturer Part Number: LP5526TL/NOPB
• Description: IC LED DRVR WT/RGB BCKLT 25-USMD
• Manufacturer: National Semiconductor
• Series: PowerWise®r
• Type: Backlight, White LED, RGB (I²C Interface)r

Specifications of LP5526TL/NOPB

• Constant Current: Yes
• Topology: PWM, Step-Up (Boost)
• Number Of Outputs: 5
• Internal Driver: Yes
• Type - Primary: Backlight, Light Management Unit (LMU)
• Type - Secondary: RGB, White LED
• Frequency: 1MHz
• Voltage - Supply: 3 V ~ 5.5 V
• Voltage - Output: 8 V ~ 20 V
• Mounting Type: Surface Mount
• Package / Case: 25-MicroSMD
• Operating Temperature: -30°C ~ 85°C
• Current - Output / Channel: 150mA
• Internal Switch(s): Yes
• Efficiency: 88%
• For Use With: LP5526TLEV - BOARD EVAL LP5526 LMU LED DRIVER
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: LP5526TLTR

www.national.com
I
I
The SCL pin is used for the I
for bidirectional data transfer. Both these signals need a pull-
up resistor according to I
I
The data on SDA line must be stable during the HIGH period
of the clock signal (SCL). In other words, state of the data line
can only be changed when CLK is LOW.
I
START and STOP bits classify the beginning and the end of
the I
transitioning from HIGH to LOW while SCL line is HIGH.
STOP condition is defined as the SDA transitioning from LOW
to HIGH while SCL is HIGH. The I
START and STOP bits. The I
after START condition and free after STOP condition. During
data transmission, I
conditions. First START and repeated START conditions are
equivalent, function-wise.
w = write (SDA = “0”)
r = read (SDA = “1”)
ack = acknowledge (SDA pulled down by either master or slave)
rs = repeated start
id = 7-bit chip address, 59H (101 1001b) for LP5526.
2
2
2
2
C SIGNALS
C DATA VALIDITY
C START AND STOP CONDITIONS
C Compatible Interface
2
C session. START condition is defined as SDA signal
I
2
C Start and Stop Conditions
I
2
C Signals: Data Validity
2
C master can generate repeated START
2
C specification.
2
C clock and the SDA pin is used
2
C bus is considered to be busy
2
C master always generates
20179749
20179750
I
2
C Write Cycle
22
TRANSFERRING DATA
Every byte put on the SDA line must be eight bits long, with
the most significant bit (MSB) being transferred first. Each
byte of data has to be followed by an acknowledge bit. The
acknowledge related clock pulse is generated by the master.
The transmitter releases the SDA line (HIGH) during the ac-
knowledge clock pulse. The receiver must pull down the SDA
line during the 9
receiver which has been addressed must generate an ac-
knowledge after each byte has been received.
After the START condition, the I
dress. This address is seven bits long followed by an eighth
bit which is a data direction bit (R/W). The LP5526 address is
59H (101 1001b). For the eighth bit, a “0” indicates a WRITE
and a “1” indicates a READ. This means that the first byte is
B2H for WRITE and B3H for READ. The second byte selects
the register to which the data will be written. The third byte
contains data to write to the selected register.
Register changes take an effect at the SCL rising edge during
the last ACK from slave.
th
clock pulse, signifying an acknowledge. A
I
2
C Chip Address
2
C master sends a chip ad-
20179793
20179751