LM96194CISQ/NOPB National Semiconductor, LM96194CISQ/NOPB Datasheet - Page 95

• Manufacturer Part Number: LM96194CISQ/NOPB
• Description: IC TRUTHERM HDWR MONITOR 48-LLP
• Manufacturer: National Semiconductor
• Series: PowerWise®, TruTherm®r

Specifications of LM96194CISQ/NOPB

• Function: Fan Control, Temp Monitor
• Topology: ADC (Sigma Delta), Comparator, Fan Control, Multiplexer, Register Bank
• Sensor Type: External & Internal
• Sensing Temperature: -40°C ~ 85°C, External Sensor
• Output Type: SMBus™
• Output Alarm: No
• Output Fan: Yes
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 48-LLP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: LM96194CISQTR

Register
Address
Register
Address
Register
Address
16.14.4 Register E7h S3 GPI Mask
16.14.5 Register E8h S3 Tach Mask
16.14.6 Register E9h S3 Temperature/Voltage Mask
E7h
E8h
E9h
Read/
Write
R/W
Read/
Write
Read/
R/W
Write
R/W
Register
Bit
7:4
S3 GPI
0
1
2
3
Name
7:3
Mask
Bit
Register
Bit
S3 Tach
0
1
2
3
4
5
6
7
0
1
2
3
S3 Voltage
Name
Mask
Register
Name
Mask
TACH1_S3_MSK
TACH2_S3_MSK
TACH3_S3_MSK
TACH4_S3_MSK
GPI0_S3_MSK
GPI1_S3_MSK
GPI2_S3_MSK
GPI3_S3_MSK
GPI4_S3_MSK
GPI5_S3_MSK
GPI6_S3_MSK
GPI7_S3_MSK
AIN13_S3_MS
AIN14_S3_MS
TEMP_S3_MS
GPI7_S3
Name
Name
Name
_MSK
RES
RES
RES
Bit 7
Bit 7
K
K
K
Bit 7
Bit 6
GPI6_S3
_MSK
RES
Bit 6
Bit 6
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit 5
RES
R
R/W
R/W
R/W
R/W
R/W
R
Bit 5
GPI5_S3
Bit 4
_MSK
Bit 5
If set, GPI0 errors are masked in S3 sleep state.
If set, GPI1 errors are masked in S3 sleep state.
If set, GPI2 errors are masked in S3 sleep state.
If set, GPI3 errors are masked in S3 sleep state.
If set, GPI4 errors are masked in S3 sleep state.
If set, GPI5 errors are masked in S3 sleep state.
If set, GPI6 errors are masked in S3 sleep state.
If set, GPI7 errors are masked in S3 sleep state.
RESERVED. Leave "HIGH" for proper operation of the
part.
If set, AIN13 errors as masked in S3 sleep state.
If set, AIN14 errors as masked in S3 sleep state.
If set, temperature errors and diode fault errors for zones
1 and 2 are masked in S3 sleep state.
Reserved
If set, Tach1 errors are masked in S3 sleep state.
If set, Tach2 errors are masked in S3 sleep state.
If set, Tach3 errors are masked in S3 sleep state.
If set, Tach4 errors are masked in S3 sleep state.
Reserved
Bit 4
TACH4_S3
95
GPI4_S3
_MSK
Bit 3
_MSK
Bit 4
S3_MSK
TEMP_
Bit 3
GPI3_S3
Description
Description
TACH3_S3
_MSK
Description
Bit 3
AIN14_S3
_MSK
Bit 2
_MSK
Bit 2
GPI2_S3
_MSK
Bit 2
TACH2_S3
AIN13_S3
_MSK
Bit 1
_MSK
Bit 1
GPI1_S3
_MSK
Bit 1
TACH1_S3
AIN12_S3
_MSK
_MSK
Bit 0
Bit 0
GPI0_S3
_MSK
Bit 0
www.national.com
Default
Default
Default
Value
Value
Value
07h
0Fh
FFh