LM20145MHE/NOPB National Semiconductor, LM20145MHE/NOPB Datasheet - Page 16

• Manufacturer Part Number: LM20145MHE/NOPB
• Description: IC REG SYNC BUCK 5A ADJ 16-TSSOP
• Manufacturer: National Semiconductor
• Series: PowerWise®r
• Type: Step-Down (Buck)r

Specifications of LM20145MHE/NOPB

• Internal Switch(s): Yes
• Synchronous Rectifier: Yes
• Number Of Outputs: 1
• Voltage - Output: 0.8 ~ 5 V
• Current - Output: 5A
• Frequency - Switching: 250kHz ~ 750kHz
• Voltage - Input: 2.95 ~ 5.5 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP Exposed Pad, 16-eTSSOP, 16-HTSSOP
• Power - Output: 2.6W
• For Use With: LM20145EVAL - BOARD EVAL 5A POWERWISE LM20145
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: LM20145MHE

www.national.com
The second most common power on behavior is known as a
ratiometric start up. This start up is preferred in applications
where both supplies need to be at the final value at the same
time.
Similar to the Soft-Start function, the fastest start up possible
is 1ms regardless of the rise time of the tracking voltage.
When using the track feature the final voltage seen by the SS/
TRACK pin should exceed 1V to provide sufficient overdrive
and transient immunity.
THERMAL CONSIDERATIONS
The thermal characteristics of the LM20145 are specified us-
ing the parameter θ
to the ambient temperature. Although the value of θ
pendant on many variables, it still can be used to approximate
the operating junction temperature of the device.
To obtain an estimate of the device junction temperature, one
may use the following relationship:
and
Where:
T
P
θ
LM20145.
T
I
DCR is the inductor series resistance.
It is important to always keep the operating junction temper-
ature (T
temperature exceeds 160°C the device will cycle in and out
of thermal shutdown. If thermal shutdown occurs it is a sign
of inadequate heatsinking or excessive power dissipation in
the device.
Figure 9, shown below, provides a better approximation of the
θ
consists of 2oz. copper located on the bottom layer of the PCB
directly under the eTSSOP exposed pad. The bottom copper
area is connected to the eTSSOP exposed pad by means of
a 4 x 4 array of 12 mil thermal vias.
OUT
JA
JA
J
A
IN
is the junction temperature in °C.
is the ambient temperature in °C.
is the input power in Watts (P
for a given PCB copper area. The PCB heatsink area
is the junction to ambient thermal resistance for the
is the output load current.
FIGURE 9. Thermal Resistance vs PCB Area
P
J
D
) below 125°C for reliable operation. If the junction
= P
IN
x (1 - Efficiency) - 1.1 x I
JA
, which relates the junction temperature
T
J
= P
D
θ
JA
IN
+ T
= V
A
IN
OUT
x I
IN
2 x DCR
).
30030735
JA
is de-
16
PCB LAYOUT CONSIDERATIONS
PC board layout is an important part of DC-DC converter de-
sign. Poor board layout can disrupt the performance of a DC-
DC converter and surrounding circuitry by contributing to EMI,
ground bounce, and resistive voltage loss in the traces. These
can send erroneous signals to the DC-DC converter resulting
in poor regulation or instability.
Good layout can be implemented by following a few simple
design rules.
1. Minimize area of switched current loops. In a buck regulator
there are two loops where currents are switched very fast. The
first loop starts from the input capacitor, to the regulator VIN
pin, to the regulator SW pin, to the inductor then out to the
output capacitor and load. The second loop starts from the
output capacitor ground, to the regulator PGND pins, to the
inductor and then out to the load (see Figure 10). To minimize
both loop areas the input capacitor should be placed as close
as possible to the PVIN pin. Grounding for both the input and
output capacitor should consist of a small localized top side
plane that connects to PGND and the die attach pad (DAP).
The inductor should be placed as close as possible to the SW
pin and output capacitor.
2. Minimize the copper area of the switch node. Since the
LM20145 has the SW pins on opposite sides of the package
it is recommended to via these pins down to the bottom or
internal layer with 2 to 4 vias on each SW pin. The SW pins
should be directly connected with a trace that runs across the
bottom of the package. To minimize IR losses this trace
should be no smaller that 50 mils wide, but no larger than 100
mils wide to keep the copper area to a minimum. In general
the SW pins should not be connected on the top layer since
it could block the ground return path for the power ground.
The inductor should be placed as close as possible to one of
the SW pins to further minimize the copper area of the switch
node.
3. Have a single point ground for all device analog grounds
located under the DAP. The ground connections for the com-
pensation, feedback, and Soft-Start components should be
connected together then routed to the AGND pin of the de-
vice. The AGND pin should connect to PGND under the DAP.
This prevents any switched or load currents from flowing in
the analog ground plane. If not properly handled poor ground-
ing can result in degraded load regulation or erratic switching
behavior.
4. Minimize trace length to the FB pin. Since the feedback
node can be high impedance the trace from the output resistor
divider to FB pin should be as short as possible. This is most
important when high value resistors are used to set the output
voltage. The feedback trace should be routed away from the
SW pin and inductor to avoid contaminating the feedback sig-
nal with switch noise.
5. Make input and output bus connections as wide as possi-
ble. This reduces any voltage drops on the input or output of
the converter and can improve efficiency. If voltage accuracy
at the load is important make sure feedback voltage sense is
made at the load. Doing so will correct for voltage drops at the
load and provide the best output accuracy.
6. Provide adequate device heatsinking. Use as many vias as
is possible to connect the DAP to the power plane heatsink.
For best results use a 4x4 via array with a minimum via di-
ameter of 12 mils. See the Thermal Considerations section to
insure enough copper heatsinking area is used to keep the
junction temperature below 125°C.