MT8VDDT6464AY-40BF4 Micron Technology Inc, MT8VDDT6464AY-40BF4 Datasheet - Page 19

MODULE DDR SDRAM 512MB 184-DIMM

MT8VDDT6464AY-40BF4

Manufacturer Part Number
MT8VDDT6464AY-40BF4
Description
MODULE DDR SDRAM 512MB 184-DIMM
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT8VDDT6464AY-40BF4

Memory Type
DDR SDRAM
Memory Size
512MB
Speed
400MT/s
Package / Case
184-DIMM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
557-1232
MT8VDDT6464AY-40BF4
Serial Presence-Detect
SPD Clock and Data Conventions
SPD Start Condition
SPD Stop Condition
SPD Acknowledge
PDF: 09005aef80a43556, Source: 09005aef80a43534
DDA8C16_32_64x64AG_2.fm - Rev. E 4/06 EN
Data states on the SDA line can change only during SCL LOW. SDA state changes during
SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 7 and
Figure 8 on page 20).
All commands are preceded by the start condition, which is a HIGH-to-LOW transition
of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL
lines for the start condition and will not respond to any command until this condition
has been met.
All communications are terminated by a stop condition, which is a LOW-to-HIGH tran-
sition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device
into standby power mode.
Acknowledge is a software convention used to indicate successful data transfers. The
transmitting device, either master or slave, will release the bus after transmitting eight
bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge
that it received the eight bits of data (as shown in Figure 9 on page 20).
The SPD device will always respond with an acknowledge after recognition of a start
condition and its slave address. If both the device and a WRITE operation have been
selected, the SPD device will respond with an acknowledge after the receipt of each
subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of
data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is
detected and no stop condition is generated by the master, the slave will continue to
transmit data. If an acknowledge is not detected, the slave will terminate further data
transmissions and await the stop condition to return to standby power mode.
128MB, 256MB, 512MB (x64, SR): PC3200 184-Pin DDR UDIMM
19
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Serial Presence-Detect
©2005 Micron Technology, Inc. All rights reserved.

Related parts for MT8VDDT6464AY-40BF4