ADC14V155HFEB/NOPB National Semiconductor, ADC14V155HFEB/NOPB Datasheet

no-image

ADC14V155HFEB/NOPB

Manufacturer Part Number
ADC14V155HFEB/NOPB
Description
BOARD EVAL ADC12V155HF >150MHZ
Manufacturer
National Semiconductor
Series
PowerWise®r

Specifications of ADC14V155HFEB/NOPB

Number Of Adc's
1
Number Of Bits
14
Sampling Rate (per Second)
155M
Data Interface
Parallel
Inputs Per Adc
1 Differential
Power (typ) @ Conditions
951mW @ 155MSPS
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
ADC14V155
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ADC14V155HFEB
© 2009 National Semiconductor Corporation
14-Bit, 155 MSPS, 1.1 GHz Bandwidth A/D Converter with
LVDS Outputs
General Description
The ADC14V155 is a high-performance CMOS analog-to-
digital converter with LVDS outputs. It is capable of converting
analog input signals into 14-Bit digital words at rates up to 155
Mega Samples Per Second (MSPS). Data leaves the chip in
a DDR (Dual Data rate) format; this allows both edges of the
output clock to be utilized while achieving a smaller package
size. This converter uses a differential, pipelined architecture
with digital error correction and an on-chip sample-and-hold
circuit to minimize power consumption and the external com-
ponent count, while providing excellent dynamic perfor-
mance. A unique sample-and-hold stage yields a full-power
bandwidth of 1.1 GHz. The ADC14V155 operates from dual
+3.3V and +1.8V power supplies and consumes 951 mW of
power at 155 MSPS.
The separate +1.8V supply for the digital output interface al-
lows lower power operation with reduced noise. A power-
down feature reduces the power consumption to 15 mW while
still allowing fast wake-up time to full operation. In addition
there is a sleep feature which consumes 50 mW of power and
has a faster wake-up time.
The differential inputs provide a full scale differential input
swing equal to 2 times the reference voltage. A stable 1.0V
internal voltage reference is provided, or the ADC14V155 can
be operated with an external reference.
Clock mode (differential versus single-ended) and output data
format (offset binary versus 2's complement) are pin-se-
lectable. A duty cycle stabilizer maintains performance over
a wide range of input clock duty cycles.
The ADC14V155 is pin-compatible with the ADC12V170. It is
available in a 48-lead LLP package and operates over the
industrial temperature range of −40°C to +85°C.
Block Diagram
300052
ADC14V155
Features
Key Specifications
Applications
1.1 GHz Full Power Bandwidth
Internal sample-and-hold circuit
Low power consumption
Internal precision 1.0V reference
Single-ended or Differential clock modes
Clock Duty Cycle Stabilizer
Dual +3.3V and +1.8V supply operation
Power-down and Sleep modes
Offset binary or 2's complement output data format
Dual Data Rate (DDR) LVDS outputs
Pin-compatible: ADC12V170
48-pin LLP package, (7x7x0.8mm, 0.5mm pin-pitch)
Resolution
Conversion Rate
SNR (f
SFDR (f
ENOB (f
Full Power Bandwidth
Power Consumption
High IF Sampling Receivers
Wireless Base Station Receivers
Power Amplifier Linearization
Multi-carrier, Multi-mode Receivers
Test and Measurement Equipment
Communications Instrumentation
Radar Systems
IN
IN
IN
= 70 MHz)
= 70 MHz)
= 70 MHz)
71.7 dBFS (typ)
86.9 dBFS (typ)
April 28, 2009
www.national.com
30005202
11.5 bits (typ)
951 mW (typ)
1.1 GHz (typ)
155 MSPS
14 Bits

Related parts for ADC14V155HFEB/NOPB

ADC14V155HFEB/NOPB Summary of contents

Page 1

... The ADC14V155 is pin-compatible with the ADC12V170 available in a 48-lead LLP package and operates over the industrial temperature range of −40°C to +85°C. Block Diagram © 2009 National Semiconductor Corporation ADC14V155 Features ■ 1.1 GHz Full Power Bandwidth ■ ...

Page 2

Connection Diagram Ordering Information Industrial (−40°C www.national.com ≤ ≤ T +85°C) A ADC14V155CISQ ADC14V155LFEB Evaluation Board (f ADC14V155HFEB Evaluation Board (f 2 30005201 Package 48 Pin LLP <150 MHz) IN >150 MHz) IN ...

Page 3

Pin Descriptions and Equivalent Circuits Pin No. Symbol ANALOG I − REF 8 CLK_SEL/DF 7 PD/Sleep Equivalent Circuit Differential analog input pins. ...

Page 4

Pin No. Symbol 11 CLK+ 12 CLK− DIGITAL I/O 17 D1-/D0- 18 D1+/D0+ 19 D3-/D2- 20 D3+/D2+ 21 D5-/D4- 22 D5+/D4+ 23 D7-/D6- 24 D7+/D6+ 27 D9-/D8- 28 D9+/D8+ 29 D11-/D10- 30 D11+/D10+ 31 D13-/D12- 32 D13+/D12+ 15 OVR- 16 ...

Page 5

... Absolute Maximum Ratings (Notes Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Supply Voltage ( – Voltage on Any Input Pin (Not to exceed 4.2V) Voltage on Any Output Pin -0. (Not to exceed 2.35V) Input Current at Any Pin other ...

Page 6

Converter Electrical Characteristics Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Typical values are for T = 25°C. Boldface limits apply for T A Symbol Parameter STATIC CONVERTER CHARACTERISTICS Resolution ...

Page 7

Dynamic Converter Electrical Characteristics Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Typical values are for T = 25°C. Boldface limits apply for T A Symbol Parameter DYNAMIC CONVERTER CHARACTERISTICS, ...

Page 8

Logic and Power Supply Electrical Characteristics Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Typical values are for T = 25°C. Boldface limits apply for T A Symbol Parameter CLK ...

Page 9

Timing and AC Characteristics Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Typical values are for T = 25°C. Timing measurements are taken at 50% of the signal amplitude. Boldface ...

Page 10

Specification Definitions APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for conver- sion. APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. ...

Page 11

Timing Diagram Output Timing 11 30005220 www.national.com ...

Page 12

Transfer Characteristic FIGURE 1. Transfer Characteristic (Offset Binary Format) Typical Performance Characteristics, DNL, INL Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Typical values are for T = 25°C. (Notes ...

Page 13

Typical Performance Characteristics, Dynamic Performance Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF CLK Binary Format. Typical values are for T A SNR, SINAD, SFDR vs. f SNR, SINAD, SFDR ...

Page 14

Typical Performance Characteristics, Dynamic Performance Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF Binary Format. Typical values are for T SNR, SINAD, SFDR vs. V SNR, SINAD, SFDR vs. Temperature ...

Page 15

Typical Performance Characteristics, Dynamic Performance Unless otherwise specified, the following specifications apply +1.8V, Internal V = +1.0V REF CLK Binary Format. Typical values are for T A Spectral Response @ 70 MHz Input Spectral Response ...

Page 16

Functional Description Operating on dual +3.3V and +1.8V supplies, the AD- C14V155 digitizes a differential analog input signal to 14 bits, using a differential pipelined architecture with error correction circuitry and an on-chip sample-and-hold circuit to ensure maximum performance. The ...

Page 17

− V − REF CM REF V − REF CM REF − ...

Page 18

Control Inputs 2.3.1 Power-Down & Sleep (PD/Sleep) The power-down and sleep modes can be enabled through this three-state input pin. Table 2 shows how to utilize these options. TABLE 2. Power Down/Sleep Selection Table PD Input Voltage Power State ...

Page 19

DIGITAL OUTPUTS Digital outputs consist of the LVDS signals D0-D13, DRDY and OVR. The ADC14V155 has 16 LVDS compatible data output pins: 14 data output bits corresponding to the converted input val- ue, a data ready (DRDY) signal that ...

Page 20

www.national.com 20 ...

Page 21

POWER SUPPLY CONSIDERATIONS The power supply pins should be bypassed with a 0.1 µF ca- pacitor and with a 0.01 µF ceramic chip capacitor close to each power pin. Leadless chip capacitors are preferred be- cause they have low ...

Page 22

Physical Dimensions www.national.com inches (millimeters) unless otherwise noted 48-Lead LLP Package Ordering Number ADC14V155CISQ NS Package Number SQA48A 22 ...

Page 23

Notes 23 www.national.com ...

Page 24

... For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock and Timing www.national.com/timing Data Converters www.national.com/adc Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators www.national.com/switchers LDOs www.national.com/ldo LED Lighting www ...

Related keywords