DEMO9S08DZ60 Freescale Semiconductor, DEMO9S08DZ60 Datasheet - Page 142

• Manufacturer Part Number: DEMO9S08DZ60
• Description: BOARD DEMO
• Manufacturer: Freescale Semiconductor
• Type: MCUr

Specifications of DEMO9S08DZ60

• Contents: Board, Cable, CD
• Processor To Be Evaluated: MC9S08DZ60
• Interface Type: RS-232, USB
• Silicon Manufacturer: Freescale
• Core Architecture: HCS08
• Core Sub-architecture: HCS08
• Silicon Core Number: MC9S08
• Silicon Family Name: S08D
• Kit Contents: MC9S08DZ60 Board, Software, Cables, Connectors
• Rohs Compliant: Yes
• For Use With/related Products: MC9S08DZ60
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Chapter 8 Multi-Purpose Clock Generator (S08MCGV1)
8.3.3
142
Field
TRIM
7:0
Reset:
POR:
W
R
MCG Trim Register (MCGTRM)
MCG Trim Setting — Controls the internal reference clock frequency by controlling the internal reference clock
period. The TRIM bits are binary weighted (i.e., bit 1 will adjust twice as much as bit 0). Increasing the binary
value in TRIM will increase the period, and decreasing the value will decrease the period.
An additional fine trim bit is available in MCGSC as the FTRIM bit.
If a TRIM[7:0] value stored in nonvolatile memory is to be used, it’s the user’s responsibility to copy that value
from the nonvolatile memory location to this register.
U
7
1
Table 8-3. MCG Trim Register Field Descriptions
U
0
6
Figure 8-5. MCG Trim Register (MCGTRM)
MC9S08DZ60 Series Data Sheet, Rev. 4
U
0
5
U
0
4
Description
TRIM
U
0
3
U
0
2
Freescale Semiconductor
U
0
1
U
0
0