hsp45102 Intersil Corporation, hsp45102 Datasheet
hsp45102
Available stocks
Related parts for hsp45102
hsp45102 Summary of contents
Page 1
... Data Sheet 12-Bit Numerically Controlled Oscillator The Intersil HSP45102 is Numerically Controlled Oscillator (NCO12) with 32-bit frequency resolution and 12-bit output. With over 69dB of spurious free dynamic range and worst case frequency resolution of 0.009Hz, the NCO12 provides significant accuracy for frequency synthesis solutions at a competitive price ...
Page 2
... Block Diagram CLK PO-1 MSB/LSB SFTEN SD SCLK Pinout 2 HSP45102 32 FREQUENCY PHASE CONTROL 32 ACCUMULATOR 13 SECTION LOAD TXFR ENPHAC SEL_L/M HSP45102 (28 LEAD SOIC) TOP VIEW OUT6 1 OUT7 2 3 OUT8 OUT9 4 OUT10 5 OUT11 6 GND SEL_L/M 9 SFTEN 10 MSB/LSB 11 ENPHAC SCLK 14 PHASE 13 12 SINE ...
Page 3
... O All inputs are TTL level, with the exception of CLK. Overline designates active low signals. 3 HSP45102 +5V power supply pin. Ground Phase modulation inputs (become active after a pipeline delay of four clocks). A phase shift of 0°, 90°, 180°, or 270° can be selected as shown in Table 1. ...
Page 4
... The 64 bits of the frequency register are sent to the Phase Accumulator Section where 32 bits are selected to control the frequency of the sinusoidal output. Phase Accumulator Section The phase accumulator and phase offset adder compute the phase of the sine wave from the frequency control word and 4 HSP45102 PHASE OFFSET ADDER A D R.P0 ...
Page 5
... FIGURE 2B. FREQUENCY LOADING CONTROLLED BY SCLK CLK 1 LOAD TXFR ENPHAC SEL_L/M OUT0-11 5 HSP45102 ROM Section The ROM section generates the 12-bit sine value from the 13-bit output of the phase adder. The output format is offset binary and ranges from 001 to FFF hexadecimal, centered around 800 hexadecimal FIGURE 2A ...
Page 6
... NOTES: 2. Power supply current is proportional to operating frequency. Typical rating for I 3. Not tested, but characterized at initial design and at major process/design changes. 4. Output load per test load circuit with switch open and C 6 HSP45102 Thermal Information = +25°C Thermal Resistance (Typical, Note 1) +0.5V SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 7
... Controlled via design or process parameters and not directly tested. Characterized upon initial design and after major process and/or design changes. AC Test Load Circuit SWITCH S1 OPEN FOR I NOTE: Test head capacitance. 7 HSP45102 = 5.0V ±5 0°C to +70° -40°C to +85°C (Note ...
Page 8
... Waveforms CLK P0-1 LOAD, TXFR, ENPHAC, SEL_L/M OUT0-11 SCLK SD MSB/LSB, SFTEN 8 HSP45102 FIGURE FN2810.9 April 25, 2007 ...
Page 9
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 9 HSP45102 M28.3 (JEDEC MS-013-AE ISSUE C) 28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE ...