pca8802 NXP Semiconductors, pca8802 Datasheet
pca8802
Related parts for pca8802
pca8802 Summary of contents
Page 1
... Rev. 01 — 19 February 2009 1. General description The PCA8802 is a CMOS integrated circuit for battery operation, typically supplied by button cells or flexible polymer batteries. Incorporated is a 32.768 kHz quartz crystal oscillator circuit including the two load capacitors. The circuit is optimized for a quartz with 6 pF load capacitance specifi ...
Page 2
... NXP Semiconductors 4. Ordering information Table 1. Ordering information Type number Package Name PCA8802CX8/B/1 PCA8802CX wafer level chip-size package; 8 bumps; PCA8802U/2AA/1 PCA8802U 5. Marking Table 2. Type number PCA8802CX8/B/1 PCA8802U/2AA/1 6. Block diagram Fig 1. PCA8802_1 Product data sheet Description 1.19 1.14 0.29 mm wafer level chip-size package; 8 bumps; 1.19 1.14 0.22 mm Marking codes ...
Page 3
... NXP Semiconductors 7. Pinning information 7.1 Pinning Fig 2. Fig 3. PCA8802_1 Product data sheet OSCO 4 Top view. For mechanical details, see Figure Pinning diagram of PCA8802CX OSCO 4 Top view. For mechanical details, see Figure Pinning diagram of PCA8802U Rev. 01 — 19 February 2009 PCA8802 PCA8802CX 8 SDA 001aaj257 30 ...
Page 4
... Pin description Table 3. Symbol INT V DD TEST OSCO OSCI V SS SCL SDA 8. Device protection diagram Fig 4. PCA8802_1 Product data sheet Pin description for PCA8802 Pin OSCI OSCO TEST PCA8802 Diode protection diagram Rev. 01 — 19 February 2009 PCA8802 ...
Page 5
... NXP Semiconductors 9. Functional description The PCA8802 is an ultra low power device for battery operations. The integrated oscillator circuit generates a between the PCA8802 and other devices is made via an I The device is always running but for longer storage time it can be switched off and on again in case of delivery ...
Page 6
... I with respect Figure 7) divider_2 and divider_3 may be reset with the dvs_cmd 1 seconds will occur before the next increment of the divider_2, or 8192 Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC of the quartz s will reduce current s 001aaj165 60 80 100 Quartz series resistance © ...
Page 7
... Divider chain 9.5.4) is present between read accesses. Reading for periods of more then interface state counter state free increment 1/32 Hz pulse Counter behavior during read access Rev. 01 — 19 February 2009 PCA8802 power-on reset signal clock for fast mode DIVIDER_3 1 Hz 1/32 Hz reset read read frozen ...
Page 8
... For power saving, the SDA output is push-pull instead of the more traditional open-drain output. Push-pull prevents the need for power consuming pull-up resistors, but does limit the operation to point to point only. The following slave addresses plus a write and read bit are reserved for the PCA8802: • write: 1010 0000 • ...
Page 9
... START condition A acknowledge from slave P STOP condition Wrt_cmd is slave address plus write bit. Rd_cmd is slave address plus read bit. Rev. 01 — 19 February 2009 PCA8802 A instruction instr. parameter 1 A instr. parameter 2 instr. parameter 3 A instruction A acknowledge from slave 11 ...
Page 10
... PCA8802_1 Product data sheet SDA SCL data line stable; data valid MSB S START condition Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC Figure 13. change of data allowed mba607 LSB 001aaj212 Figure 15. ...
Page 11
... Product data sheet data output data output by receiver SCL from 1 master S START condition 2 C-bus ADDRESS ACK Rev. 01 — 19 February 2009 PCA8802 Figure 16. not acknowledge acknowledge 2 8 clock pulse for acknowledgement DATA ACK DATA Smartcard RTC 9 mbc602 9 ...
Page 12
... Sending the instruction dvs_cmd followed by fst_cmd is shown in dvs_cmd enable acknowledge from slave Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC A DATA A DATA A/A P data transferred (n bytes + acknowledge acknowledge (SDA LOW not acknowledge (SDA HIGH START condition P = STOP condition ...
Page 13
... Reading the counter (counter = 000011h) is shown in bits 23...16 = 00h acknowledge from slave A acknowledge from master Rev. 01 — 19 February 2009 PCA8802 DVS_CMD enable bits 23...16 = A9h bits 7...0 = 01h ...
Page 14
... ACK is received; counter is not updated during this time PCA8802 Smartcard RTC © NXP B.V. 2009. All rights reserved ...
Page 15
... Divider_1 = dividing by 4. Divider_2 = dividing by 8192. Divider_3 = dividing by 32. 1 seconds will occur before the next increment of the divider_2, or the 8192 Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC clock DIVIDER_3 1 Hz 1/32 Hz reset 24 BIT COUNTER © NXP B.V. 2009. All rights reserved. ...
Page 16
... STOP condition - START condition - 1010 0000 0010 0000 0001 0000 STOP condition Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC - stop the divider set the counter = AAAAAAh P1[23:16] P2[15:8] P3[7:0] stop the oscillator - - - oscillator starts on the ACK cycle of this ...
Page 17
... STOP condition - START condition - 1010 0000 0001 0000 STOP condition Rev. 01 — 19 February 2009 PCA8802 Table set the counter = 1 P1[23:16] P2[15:8] P3[7: counter starts on the ACK cycle of this instruction - ...
Page 18
... PCA8802_1 Product data sheet Section 9.1, the device will be in reset when the oscillator is stopped with Table 9. Reset state Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC State after reset disabled disabled disabled disabled 000000h © NXP B.V. 2009. All rights reserved. ...
Page 19
... Product data sheet Limiting values supply voltage supply current input voltage input current output voltage output current total power dissipation electrostatic discharge voltage latch-up current ambient temperature storage temperature Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC Conditions Min Max 0.5 +6.5 50 +50 0.5 +6.5 10 +10 0.5 +6 ...
Page 20
... SDA pins SCL, SDA and TEST pins INT and SDA pins INT and SDA Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC = 6.0 pF; unless s L Min Typ Max 1.6 - 5 0. ...
Page 21
... OSCI OSCO C = -------------------------------------------- in series: L itg OSCI OSCO [1] Min Typ - - 500 - 260 - 500 - 260 - 260 - [ [ 260 - PCA8802 Smartcard RTC = 6.0 pF; unless L Max Unit - +200 nA . Max Unit 1 MHz - 450 and V with an ...
Page 22
... Fig 26. Serial bus timing waveforms Fig 27. INT timing PCA8802_1 Product data sheet LOW HIGH SCL SU;DAT HD;DAT INT Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC t t VD;DAT SU;STO 001aaj217 t w(int) 001aaj259 © NXP B.V. 2009. All rights reserved ...
Page 23
... REF Pin 1 is identified by this symbol. PCB) or foil. This can also result in weak solder joints for Printed-Circuit Board ( 30. Rev. 01 — 19 February 2009 PCA8802 [1] Coordinates x y 437 396 12 430 460 396 460 1 460 396 12 430 437 396 ...
Page 24
... Uneven run-off may result in similar problems as described in 1. Fig 29. Example of PCB or foil landing sites PCA8802_1 Product data sheet Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC 001aaj171 © NXP B.V. 2009. All rights reserved ...
Page 25
... max 0.105 0.136 mm nom 0.29 0.090 0.2 0.109 min 0.075 0.082 Note 1. Marking code: PC8802-1. Outline version IEC PCA8802CX Fig 30. Bare die outline PCA8802CX PCA8802_1 Product data sheet 1.19 1.14 0.4 0.45 References JEDEC JEITA Rev. 01 — 19 February 2009 ...
Page 26
... Notes 1. Marking code: PC8802- and P : pad size and P : bump size Outline version IEC PCA8802U Fig 31. Bare die outline PCA8802U PCA8802_1 Product data sheet (2) ( ...
Page 27
... NXP Semiconductors 15. Packing information 15.1 Tray information Fig 32. Tray details for PCA8802U Table 14. Dimension [1] Die is placed in pocket bump side up. PCA8802_1 Product data sheet 1,1 2,1 3,1 1,2 2,2 1,3 F 1,y A [1] Tray dimensions Description pocket pitch; x direction pocket pitch; y direction pocket width; x direction pocket width ...
Page 28
... NXP Semiconductors Fig 33. Tray alignment 15.2 Tape and reel Fig 34. Tape and reel details for PCA8802CX Table 15. Dimension [1] Die is placed in pocket bump side down. Fig 35. Pocket alignment for PCA8802CX PCA8802_1 Product data sheet The orientation of the pocket is indicated by the position of the IC type name on the surface of the die, with respect to the cut corner on the upper left of the tray ...
Page 29
... PCA8802_1 Product data sheet Lead-free process (from J-STD-020C) Package reflow temperature ( C) 3 Volume (mm ) < 350 260 260 250 Figure 36. Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC Figure 36) than a PbSn process, thus Table 16. 350 to 2000 > 2000 260 260 250 245 245 245 © ...
Page 30
... PCA8802_1 Product data sheet maximum peak temperature = MSL limit, damage level temperature minimum peak temperature = minimum soldering temperature MSL: Moisture Sensitivity Level Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC peak temperature time 001aac844 © NXP B.V. 2009. All rights reserved ...
Page 31
... Human Body Model Integrated Circuit Liquid Crystal Display Least Significant Bit Machine Model Most Significant Bit Printed-Circuit Board Real Time Clock Wafer Level Chip-Size Package Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC © NXP B.V. 2009. All rights reserved ...
Page 32
... NXP Semiconductors 18. Revision history Table 18. Revision history Document ID Release date PCA8802_1 20090219 PCA8802_1 Product data sheet Data sheet status Change notice Product data sheet - Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC Supersedes - © NXP B.V. 2009. All rights reserved ...
Page 33
... NXP Semiconductors through its legal department. 19.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. http://www.nxp.com salesaddresses@nxp.com Rev. 01 — 19 February 2009 PCA8802 Smartcard RTC © NXP B.V. 2009. All rights reserved ...
Page 34
... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2009. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com PCA8802 Smartcard RTC All rights reserved. Date of release: 19 February 2009 Document identifier: PCA8802_1 ...