x95840 Intersil Corporation, x95840 Datasheet
x95840
Available stocks
Related parts for x95840
x95840 Summary of contents
Page 1
... Data Sheet 2 ® Low Noise/Low Power/I C The X95840 integrates four digitally controlled potentiometers (XDCP monolithic CMOS integrated circuit. The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the ...
Page 2
... RW1 12 RL1 13 RH1 RH0 19 RL0 20 RW0 2 X95840 POWER-UP, INTERFACE, CONTROL AND StAtus LOGIC NON-VOLATILE REGISTERS WP GND “High” terminal of DCP3 “Low” terminal of DCP3 “Wiper” terminal of DCP3 Device address for the interface interface clock ...
Page 3
... Roffset Offset (Note 10) R DCP to DCP Matching MATCH (Note 13) TC Resistance Temperature Coefficient R (Note 14) 3 X95840 Recommended Operating Conditions Temperature Range (Industrial -40°C to 85° 2.7V to 5.5V CC +0.3 Power Rating of Each DCP . . . . . . . . . . . . . . . . . . . . . . . . . . . .5mW CC Wiper Current of Each DCP ±3.0mA CC TEST CONDITIONS W, U versions respectively V = 3.3V @ 25° ...
Page 4
... Clock LOW Time LOW t Clock HIGH Time HIGH t START Condition Setup SU:STA Time t START Condition Hold Time From SDA falling edge crossing 30 HD:STA 4 X95840 TEST CONDITIONS 400kHz; SDA = Open; (for , SCL Active, Read and Volatile Write States only 400kHz ...
Page 5
... SDA vs SCL Timing SCL t SU:STA t HD:STA SDA (INPUT TIMING) SDA (OUTPUT TIMING) 5 X95840 TEST CONDITIONS From SDA exiting the 30 SCL rising edge crossing 30 From SCL rising edge crossing 70 entering the 30 window. CC rising edge crossing 30 ...
Page 6
... Write by the user, unless Acknowledge Polling is used the time from a WC valid STOP condition at the end of a Write sequence write cycle. 6 X95840 Clk 1 t SU:WPA and V(RW) are V(RW) for the DCP register set to FF hex and 00 hex respectively. LSB is the ...
Page 7
... T = 25° 2. 85°C CC -0.15 -0 100 150 TAP POSITION (DECIMAL) FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10kΩ (W) 0.4 0.35 0.3 2.7V 0.25 0.2 5.5V 0.15 -40 - TEMPERATURE (°C) FIGURE 5. ZSerror vs TEMPERATURE 7 X95840 1 25°C CC 1.4 1.2 1.0 0.8 0 85°C 0.2 CC 0.0 200 250 0 2. -40°C CC 0.2 0.1 0 -0 85° ...
Page 8
... TEMPERATURE (°C) FIGURE 9. END TO END R % CHANGE vs TOTAL TEMPERATURE -15 - 107 132 157 TAP POSITION (DECIMAL) FIGURE 11. TC FOR Rheostat MODE IN ppm 8 X95840 (Continued 25°C 0.4 CC 0.3 0.2 0.1 0 -0.1 -0 85° -40°C CC -0.5 32 182 232 FIGURE 8. INL vs TAP POSITION IN Rheostat MODE FOR ...
Page 9
... RW and RL increases monotonically, while the resistance between RH and RW decreases monotonically. While the X95840 is being powered up, all four WRs are reset to 80h (128 decimal), which locates RW roughly at the center between RL and RH. Soon after the power supply voltage becomes large enough for reliable non-volatile ...
Page 10
... Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 15). On power up of the X95840 the SDA pin is in the input mode. 2 All I ...
Page 11
... Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the X95840 responds with an ACK. At this time, if the Data Byte written only to volatile registers, then the device enters its standby state. If the Data Byte written also to non-volatile memory, the X95840 begins its internal write cycle to non-volatile memory ...
Page 12
... Signals from the Slave 12 X95840 pointer “rolls over” to 00h, and the device continues to output data for each ACK received. The byte at address 00001000 bin (8 decimal) determines if the Data Bytes being read are from volatile or non-volatile memory. See “Memory Description” on page 9. ...
Page 13
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 13 X95840 MDP0044 THIN SHRINK SMALL OUTLINE PACKAGE FAMILY A ...