X9C104 INTERSIL [Intersil Corporation], X9C104 Datasheet

no-image

X9C104

Manufacturer Part Number
X9C104
Description
Digitally Controlled Potentiometer
Manufacturer
INTERSIL [Intersil Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
X9C104P
Manufacturer:
XICOR
Quantity:
5 510
Part Number:
X9C104P
Manufacturer:
XILINX
0
Part Number:
X9C104P
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X9C104PI
Manufacturer:
Intersil
Quantity:
1
Part Number:
X9C104PIZ
Manufacturer:
Intersil
Quantity:
340
Part Number:
X9C104PIZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
X9C104PZI
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
X9C104S
Manufacturer:
HAR
Quantity:
100
Part Number:
X9C104S
Manufacturer:
XILINX
0
Part Number:
X9C104S
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X9C104S-T1
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X9C104S8Z
Manufacturer:
Intersil
Quantity:
57
Part Number:
X9C104SIZ
Manufacturer:
Intersil
Quantity:
500
Digitally Controlled Potentiometer
(XDCP™)
The X9C102, X9C103, X9C104, X9C503 are Intersils’
digitally controlled (XDCP) potentiometers. The device
consists of a resistor array, wiper switches, a control section,
and non-volatile memory. The wiper position is controlled by
a three-wire interface.
The potentiometer is implemented by a resistor array
composed of 99 resistive elements and a wiper switching
network. Between each element and at either end are tap
points accessible to the wiper terminal. The position of the
wiper element is controlled by the CS, U/D, and INC inputs.
The position of the wiper can be stored in non-volatile
memory and then be recalled upon a subsequent power-up
operation.
The device can be used as a three-terminal potentiometer or
as a two-terminal variable resistor in a wide variety of
applications ranging from control to signal processing to
parameter adjustment.
Pinout
Block Diagram
DEVICE
SELECT
UP/DOWN
INCREMENT
(U/D)
(INC)
V
(CS)
X9C102, X9C103, X9C104, X9C503
H
INC
U/D
V
/R
SS
H
V
(8 LD SOIC, 8 LD PDIP)
CC
CONTROL
MEMORY
V
SS
(SUPPLY VOLTAGE)
AND
1
2
3
4
GENERAL
(GROUND)
TOP VIEW
®
1
Data Sheet
8
7
6
5
V
R
V
H
L
W
/R
/R
/V
L
H
W
V
CS
V
V
CC
L
W
/R
/R
L
W
GND
V
U/D
INC
CS
XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005, 2006, 2009. All Rights Reserved
CC
1-888-INTERSIL or 1-888-468-3774
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
NON-VOLATILE
STORE AND
COUNTER
CIRCUITRY
UP/DOWN
CONTROL
MEMORY
RECALL
7-BIT
7-BIT
X9C102, X9C103, X9C104, X9C503
Features
• Solid-State Potentiometer
• Three-Wire Serial Interface
• 100 Wiper Tap Points
• 99 Resistive Elements
• Low Power CMOS
• High Reliability
• X9C102 = 1kΩ
• X9C103 = 10kΩ
• X9C503 = 50kΩ
• X9C104 = 100kΩ
• Packages
• Pb-Free Available (RoHS Compliant)
- Wiper Position Stored in Non-volatile Memory and
- Temperature Compensated
- End-to-End Resistance, ±20%
- Terminal Voltages, ±5V
- V
- Active Current, 3mA max.
- Standby Current, 750µA max.
- Endurance, 100,000 Data Changes per Bit
- Register Data Retention, 100 years
- 8 Ld SOIC
- 8 Ld PDIP
Recalled on Power-up
CC
DETAILED
All other trademarks mentioned are the property of their respective owners.
HUNDRED
DECODER
= 5V
July 20, 2009
|
ONE-
ONE
OF
Intersil (and design) is a registered trademark of Intersil Americas Inc.
99
98
97
96
2
1
0
TRANSFER
GATES
RESISTOR
ARRAY
FN8222.3
R
R
R
H/
L
W
/V
/V
V
L
H
W

Related parts for X9C104

X9C104 Summary of contents

Page 1

... Data Sheet Digitally Controlled Potentiometer (XDCP™) The X9C102, X9C103, X9C104, X9C503 are Intersils’ digitally controlled (XDCP) potentiometers. The device consists of a resistor array, wiper switches, a control section, and non-volatile memory. The wiper position is controlled by a three-wire interface. The potentiometer is implemented by a resistor array composed of 99 resistive elements and a wiper switching network ...

Page 2

... Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 2. Pb-free PDIPs can be used for through-hole wave solder processing only. They are not intended for use in Reflow solder processing applications. 2 X9C102, X9C103, X9C104, X9C503 R TEMP RANGE TOTAL (kΩ ...

Page 3

... CS The device is selected when the CS input is LOW. The current counter value is stored in non-volatile memory when CS is returned HIGH while the INC input is also HIGH. After the store operation is complete the X9C102, X9C103, X9C104, X9C503 device will be placed in the low power standby mode until the device is selected once again. 8 ...

Page 4

... X9C102 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4V X9C103, X9C104, and X9C503 . . . . . . . . . . . . . . . . . . . . . . . .10V I (10s .8.8mA W Power Rating X9C102 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16mW X9C103 X0C104, and X9C503 . . . . . . . . . . . . . . . . . . . . . .10mW CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty ...

Page 5

... L L Endurance and Data Retention PARAMETER MIN Medium Endurance 100,000 Data Retention 100 AC Conditions of Test Input Pulse Levels Input Rise and Fall Times Input Reference Levels 5 X9C102, X9C103, X9C104, X9C503 TEST CONDITIONS W(n)(actual W Test Circuit # TEST POINT ...

Page 6

... CS is returned HIGH while the INC input is also HIGH. After the store operation is complete the ISLX9C102, X9C103, X9C104, X9C503 device will be placed in the low power standby mode until the device is selected once again. 6 X9C102, X9C103, X9C104, X9C503 ...

Page 7

... The state of U/D may be changed while CS remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained. 7 X9C102, X9C103, X9C104, X9C503 Mode Selection ...

Page 8

... OUT W BUFFERED REFERENCE VOLTAGE V 317 adj (REG) = 1.25V (1 adj 2 VOLTAGE REGULATOR 8 X9C102, X9C103, X9C104, X9C503 OUT +V W (a) CASCADING TECHNIQUES (REG 100kΩ – + TL072 10kΩ ...

Page 9

... Plastic or metal protrusions of 0.006” maximum per side are not included. 2. Plastic interlead protrusions of 0.010” maximum per side are not included. 3. Dimensions “D” and “E1” are measured at Datum Plane “H”. 4. Dimensioning and tolerancing per ASME Y14.5M-1994 9 X9C102, X9C103, X9C104, X9C503 D (N/2)+1 (N/2) H ...

Page 10

... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 10 X9C102, X9C103, X9C104, X9C503 ...

Related keywords