DSP56F801FA80E Freescale Semiconductor, DSP56F801FA80E Datasheet - Page 12

IC DSP 80MHZ 8K FLASH 48-LQFP

DSP56F801FA80E

Manufacturer Part Number
DSP56F801FA80E
Description
IC DSP 80MHZ 8K FLASH 48-LQFP
Manufacturer
Freescale Semiconductor
Series
56F8xxr
Datasheet

Specifications of DSP56F801FA80E

Core Processor
56800
Core Size
16-Bit
Speed
80MHz
Connectivity
SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
11
Program Memory Size
20KB (10K x 16)
Program Memory Type
FLASH
Ram Size
2K x 16
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Package
48LQFP
Family Name
56F8xx
Maximum Speed
80 MHz
Operating Supply Voltage
3.3 V
Data Bus Width
16 Bit
Number Of Programmable I/os
11
Interface Type
SCI/SPI
On-chip Adc
2(4-chx12-bit)
Number Of Timers
1
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56F801FA80E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F801FA80E
Manufacturer:
FREESCALE
Quantity:
20 000
2.6 Serial Peripheral Interface (SPI) Signals
12
No. of
Pins
1
1
1
1
GPIOB6
GPIOB5
GPIOB4
GPIOB7
Signal
Name
SCLK
MISO
MOSI
SS
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Signal
Type
Input
Table 2-8 Serial Peripheral Interface (SPI) Signals
State During
Reset
Input
Input
Input
Input
Input
Input
Input
Input
56F801 Technical Data, Rev. 17
SPI Master In/Slave Out (MISO)—This serial data pin is an input to
a master device and an output from a slave device. The MISO line of
a slave device is placed in the high-impedance state if the slave
device is not selected.
Port E GPIO—This pin is a General Purpose I/O (GPIO) pin that can
be individually programmed as input or output pin.
After reset, the default state is MISO.
SPI Master Out/Slave In (MOSI)—This serial data pin is an output
from a master device and an input to a slave device. The master
device places data on the MOSI line a half-cycle before the clock
edge that the slave device uses to latch the data.
Port E GPIO—This pin is a General Purpose I/O (GPIO) pin that can
be individually programmed as input or output pin.
After reset, the default state is MOSI.
SPI Serial Clock—In master mode, this pin serves as an output,
clocking slaved listeners. In slave mode, this pin serves as the data
clock input.
Port E GPIO—This pin is a General Purpose I/O (GPIO) pin that can
be individually programmed as an input or output pin.
After reset, the default state is SCLK.
SPI Slave Select—In master mode, this pin is used to arbitrate
multiple masters. In slave mode, this pin is used to select the slave.
Port E GPIO—This pin is a General Purpose I/O (GPIO) pin that can
be individually programmed as an input or output pin.
After reset, the default state is SS.
Signal Description
Freescale Semiconductor

Related parts for DSP56F801FA80E