ATTINY48-MMHR Atmel, ATTINY48-MMHR Datasheet - Page 28

• Manufacturer Part Number: ATTINY48-MMHR
• Description: MCU AVR 4KB FLASH 12MHZ 28QFN
• Manufacturer: Atmel
• Series: AVR® ATtinyr

Specifications of ATTINY48-MMHR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 12MHz
• Connectivity: I²C, SPI
• Peripherals: Brown-out Detect/Reset, POR, WDT
• Number Of I /o: 24
• Program Memory Size: 4KB (2K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 64 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

6. Clock System
6.1
6.1.1
6.1.2
28
Clock Subsystems
ATtiny48/88
CPU Clock – clk
I/O Clock – clk
I/O
Figure 6-1
need not be active at a given time. In order to reduce power consumption, the clocks to modules
not being used can be halted by using different sleep modes, as described in
ment and Sleep Modes” on page
Figure 6-1.
The clock subsystems are detailed in the sections below.
The CPU clock is routed to parts of the system concerned with operation of the AVR core.
Examples of such modules are the General Purpose Register File, the Status Register and the
data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing
general operations and calculations.
The I/O clock is used by the majority of the I/O modules such as Timer/Counters, the Serial
Peripheral Interface and the External Interrupt module. Note, that some external interrupts are
detected by asynchronous logic, meaning they are recognized even if the I/O clock is halted.
Also note that the start condition detection of the Two-Wire Interface module is asynchronous,
meaning TWI address recognition works in all sleep modes (even when clk
CPU
presents the principal clock systems in the AVR and their distribution. All of the clocks
Clock Distribution
clk
TWI
TWIHS
EXTERNAL
CLOCK
PRESCALER
SWITCH
CLOCK
CLOCK
I/O MODULES
clk
GENERAL
SOURCE CLOCK
I/O
36. The clock systems are detailed below.
CLOCK CONTROL UNIT
OSCILLATOR
WATCHDOG
ADC
RESET
LOGIC
clk
ADC
WATCHDOG
CLOCK
CORE
CPU
clk
RAM
CPU
WATCHDOG
TIMER
CALIBRATED
OSCILLATOR
FLASH AND
EEPROM
clk
FLASH
I/O
is halted).
“Power Manage-
8008G–AVR–04/11