ST10R272LT6 STMicroelectronics, ST10R272LT6 Datasheet - Page 67

IC MCU 16BIT LV ROMLESS 100-TQFP

ST10R272LT6

Manufacturer Part Number
ST10R272LT6
Description
IC MCU 16BIT LV ROMLESS 100-TQFP
Manufacturer
STMicroelectronics
Series
ST10r
Datasheet

Specifications of ST10R272LT6

Core Processor
ST10
Core Size
16-Bit
Speed
50MHz
Connectivity
EBI/EMI, SSP, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
77
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-TQFP, 144-VQFP
Processor Series
ST10R2x
Core
ST10
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
SSP, USART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
77
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
16 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
In Transition
Other names
497-2045

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10R272LT6
Manufacturer:
CYPRESS
Quantity:
1 400
Part Number:
ST10R272LT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10R272LT6
Manufacturer:
ST
0
Part Number:
ST10R272LT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10R272LT6VJ022IWC
Manufacturer:
ST
0
Part Number:
ST10R272LT6VJ950YVK
Manufacturer:
ST
0
1
2
3
4
5
Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
The leading edge of the respective command depends on RW-delay.
READY (or READY) sampled HIGH (resp. LOW) at this sampling point generates a
READY controlled waitstate, READY (resp. READY) sampled LOW (resp. HIGH) at this
sampling point terminates the currently running bus cycle.
READY (resp. READY) may be deactivated in response to the trailing (rising) edge of the
corresponding command (RD or WR).
If the Asynchronous READY (or READY) signal does not fulfill the indicated setup and
hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill t
37 in order to be safely synchronized. This is guaranteed, if READY is removed in
response to the command (see Note 4)).
Command
READY
READY
READY
READY
CLKOUT
RD, WR
Async
Async
Sync
Sync
ALE
t
t
t
58
58
32
Figure 24 CLKOUT and READY/READY
3)
3)
t
t
t
Running cycle 1)
t
59
59
34
30
2)
5)
t
t
33
31
t
t
t
t
35
58
35
58
5)
3)
3)
t
t
3)
37
37
3)
ST10R272L - ELECTRICAL CHARACTERISTICS
t
t
t
t
36
59
36
59
t
29
t
t
35
35
READY
3)
waitstate
3)
t
t
36
36
MUX/Tristate 6)
t
t
60
60
4)
4)
see 6)
7)
67/77
1

Related parts for ST10R272LT6