R5F21356CNFP#U0 Renesas Electronics America, R5F21356CNFP#U0 Datasheet - Page 614

MCU 1KB FLASH 32K ROM 52-LQFP

R5F21356CNFP#U0

Manufacturer Part Number
R5F21356CNFP#U0
Description
MCU 1KB FLASH 32K ROM 52-LQFP
Manufacturer
Renesas Electronics America
Series
R8C/3x/35Cr
Datasheet

Specifications of R5F21356CNFP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
47
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
52-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21356CNFP#U0R5F21356CNFP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
R5F21356CNFP#U0
Manufacturer:
RENESAS
Quantity:
310
Company:
Part Number:
R5F21356CNFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
R5F21356CNFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21356CNFP#U0R5F21356CNFP#UA
Manufacturer:
SSOUSA
Quantity:
560
R8C/35C Group
REJ09B0567-0100 Rev.1.00 Dec. 14, 2009
Page 581 of 725
Figure 27.8
Hardware LIN
UART0
Timer RA Set the Synch Break width again
UART0
(UART) mode ID field reception
Communication via UART0
Clock asynchronous serial interface
Set the UART0 communication rate
U0BRG register
TRAPRE register
TRA register
Header Field Reception Flowchart Example (3)
Read the Synch Field measurement-
completed flag
SFDCT flag in LINST register
SFDCT = 1?
YES
B
NO
A Synch Field for the hardware LIN
is measured.
A timer RA interrupt can be used.
(The SBDCT flag is set when
the timer RA counter underflows.)
If the SBE bit in the LINCR register
is set to 1 (unmasked after Synch
Field measurement completed),
timer RA can be used in timer mode
after the SFDCT flag in the LINST
register is set to 1 and the RXDSF
flag is set to 0.
Set a communication rate based on
the Synch Field measurement
result.
Communication is performed via
UART0.
(The SBDCT flag is set when
the timer RA counter underflows.)
27. Hardware LIN

Related parts for R5F21356CNFP#U0