HD64F3642AH Renesas Electronics America, HD64F3642AH Datasheet - Page 245

IC H8 MCU FLASH 16K 64QFP

HD64F3642AH

Manufacturer Part Number
HD64F3642AH
Description
IC H8 MCU FLASH 16K 64QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD64F3642AH

Core Processor
H8/300L
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
53
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3642AH
Manufacturer:
HITACHI
Quantity:
12
Part Number:
HD64F3642AH
Manufacturer:
HITACHI
Quantity:
648
Part Number:
HD64F3642AH
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3642AHV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3642AHV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3642AHV H8/3642A
Manufacturer:
RENESAS
Quantity:
190
Timer Control Register V1 (TCRV1)
TCRV1 is an 8-bit read/write register that selects the valid edge at the TRGV pin, enables TRGV
input, and selects the clock input to TCNTV.
TCRV1 is initialized to H'E2 upon reset and in watch mode, subsleep mode, and subactive mode.
Bits 7 to 5 Reserved Bits: Bit 7 to 5 are reserved; they are always read as 1, and cannot be
modified.
Bits 4 and 3 TRGV Input Edge Select (TVEG1, TVEG0): Bits 4 and 3 select the TRGV input
edge.
Bit 4: TVEG1
0
1
Bit 2 TRGV Input Enable (TRGE): Bit 2 enables TCNTV counting to be triggered by input at
the TRGV pin, and enables TCNTV counting to be halted when TCNTV is cleared by compare
match. TCNTV stops counting when TRGE is set to 1, then starts counting when the edge selected
by bits TVEG1 and TVEG0 is input at the TRGV pin.
Bit 2: TRGE
0
1
Bit 1 Reserved Bit: Bit 1 is reserved; it is always read as 1, and cannot be modified.
Bit 0 Internal Clock Select 0 (ICKS0): Bit 0 and bits CKS2 to CKS0 in TCRV0 select the
TCNTV clock source. For details see section 9.4.2, Register Descriptions.
Bit
Initial value
Read/Write
Bit 3: TVEG0
0
1
0
1
TCNTV counting is not triggered by input at the TRGV pin, and does not stop
when TCNTV is cleared by compare match
TCNTV counting is triggered by input at the TRGV pin, and stops when TCNTV
is cleared by compare match
Description
7
1
1
6
Description
TRGV trigger input is disabled
Rising edge is selected
Falling edge is selected
Rising and falling edges are both selected
1
5
TVEG1
R/W
4
0
Rev. 6.00 Sep 12, 2006 page 223 of 526
TVEG0
R/W
3
0
TRGE
R/W
2
0
REJ09B0326-0600
Section 9 Timers
1
1
(initial value)
(initial value)
ICKS0
R/W
0
0

Related parts for HD64F3642AH