HD64F3642AH Renesas Electronics America, HD64F3642AH Datasheet - Page 339

IC H8 MCU FLASH 16K 64QFP

HD64F3642AH

Manufacturer Part Number
HD64F3642AH
Description
IC H8 MCU FLASH 16K 64QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD64F3642AH

Core Processor
H8/300L
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
53
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3642AH
Manufacturer:
HITACHI
Quantity:
12
Part Number:
HD64F3642AH
Manufacturer:
HITACHI
Quantity:
648
Part Number:
HD64F3642AH
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3642AHV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3642AHV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3642AHV H8/3642A
Manufacturer:
RENESAS
Quantity:
190
Transmitting: Figure 10.11 shows an example of a flowchart for data transmission. This
procedure should be followed for data transmission after initializing SCI3.
Figure 10.11 Example of Data Transmission Flowchart (Asynchronous Mode)
1
2
3
Clear bit TE to 0
Read bit TDRE
Read bit TEND
Continue data
Write transmit
transmission?
Break output?
Set PDR = 0,
data to TDR
TDRE = 1?
TEND = 1?
PCR = 1
in SCR3
in SSR
in SSR
Start
End
Yes
No
Yes
Yes
No
Yes
No
No
1.
2.
3.
Read the serial status register (SSR)
and check that bit TDRE is set to 1,
then write transmit data to the transmit
data register (TDR). When data is
written to TDR, bit TDRE is cleared to 0
automatically.
When continuing data transmission,
be sure to read TDRE = 1 to confirm that
a write can be performed before writing
data to TDR. When data is written to
TDR, bit TDRE is cleared to 0
automatically.
If a break is to be output when data
transmission ends, set the port PCR to 1
and clear the port PDR to 0, then clear bit
TXD in PMR7 and bit TE in SCR3 to 0.
Section 10 Serial Communication Interface
Rev. 6.00 Sep 12, 2006 page 317 of 526
REJ09B0326-0600

Related parts for HD64F3642AH