UPD78F0513AGA-GAM-AX Renesas Electronics America, UPD78F0513AGA-GAM-AX Datasheet - Page 467

no-image

UPD78F0513AGA-GAM-AX

Manufacturer Part Number
UPD78F0513AGA-GAM-AX
Description
MCU 8BIT 48-LQFP
Manufacturer
Renesas Electronics America
Series
78K0/Kx2r
Datasheet

Specifications of UPD78F0513AGA-GAM-AX

Core Processor
78K/0
Core Size
8-Bit
Speed
20MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
41
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F0513AGA-GAM-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
UPD78F0513AGA-GAM-AX
Manufacturer:
NEC
Quantity:
20 000
78K0/Kx2
R01UH0008EJ0401 Rev.4.01
Jul 15, 2010
Cautions 1. In the case of an SBF reception error, the mode returns to the SBF reception mode. The status of
Figure 15-10. Format of Asynchronous Serial Interface Control Register 6 (ASICL6) (2/2)
2. Before setting the SBRT6 bit, make sure that bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 = 1. After
3. The read value of the SBRT6 bit is always 0. SBRT6 is automatically cleared to 0 after SBF
4. Before setting the SBTT6 bit to 1, make sure that bit 7 (POWER6) and bit 6 (TXE6) of ASIM6 = 1.
5. The read value of the SBTT6 bit is always 0. SBTT6 is automatically cleared to 0 at the end of
6. Do not set the SBRT6 bit to 1 during reception, and do not set the SBTT6 bit to 1 during
7. Before rewriting the DIR6 and TXDLV6 bits, clear the TXE6 and RXE6 bits to 0.
8. When the TXDLV6 bit is set to 1 (inverted TxD6 output), the TxD6/SCLA0/P60 pin cannot be used
TXDLV6
SBL62
DIR6
the SBRF6 flag is held (1).
setting the SBRT6 bit to 1, do not clear it to 0 before SBF reception is completed (before an
interrupt request signal is generated).
reception has been correctly completed.
After setting the SBTT6 bit to 1, do not clear it to 0 before SBF transmission is completed (before
an interrupt request signal is generated).
SBF transmission.
transmission.
as a general-purpose port, regardless of the settings of POWER6 and TXE6. When using the
TxD6/SCLA0/P60 pin as a general-purpose port, clear the TXDLV6 bit to 0 (normal TxD6 output).
0
1
0
1
1
1
1
0
0
0
0
1
MSB
LSB
Normal output of T
Inverted output of T
SBL61
0
1
1
0
0
1
1
0
SBL60
X
X
D6
1
0
1
0
1
0
1
0
D6
SBF is output with 13-bit length.
SBF is output with 14-bit length.
SBF is output with 15-bit length.
SBF is output with 16-bit length.
SBF is output with 17-bit length.
SBF is output with 18-bit length.
SBF is output with 19-bit length.
SBF is output with 20-bit length.
Enables/disables inverting T
First-bit specification
SBF transmission output width control
CHAPTER 15 SERIAL INTERFACE UART6
X
D6 output
467

Related parts for UPD78F0513AGA-GAM-AX