MC68HC11K1CFN4 Freescale Semiconductor, MC68HC11K1CFN4 Datasheet - Page 228

no-image

MC68HC11K1CFN4

Manufacturer Part Number
MC68HC11K1CFN4
Description
IC MCU 640 EEPROM 4MHZ 84-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheets

Specifications of MC68HC11K1CFN4

Core Processor
HC11
Core Size
8-Bit
Speed
4MHz
Connectivity
SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
37
Program Memory Type
ROMless
Eeprom Size
640 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
84-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC11K1CFN4
Manufacturer:
FREESCALE
Quantity:
831
Part Number:
MC68HC11K1CFN4
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Analog-to-Digital (A/D) Converter
Technical Data
228
NOTE:
CCF — Conversions Complete Flag
SCAN — Continuous Scan Control Bit
MULT — Multiple Channel/Single Channel Control Bit
When the multiple-channel continuous scan mode is used, extra care is
needed in the design of circuitry driving the A/D inputs. The charge on
the capacitive DAC array before the sample time is related to the voltage
on the previously converted channel. A charge share situation exists
between the internal DAC capacitance and the external circuit
capacitance. Although the amount of charge involved is small, the rate
at which it is repeated is every 64 s for an E clock of 2 MHz. The RC
charging rate of the external circuit must be balanced against this charge
sharing effect to avoid errors in accuracy. Refer to the M68HC11
Reference Manual, Motorola document order number M68HC11RM/AD,
for further information.
CD:CA — Channel Selects D:A Bits
Set when all four A/D result registers contain valid conversion results.
Cleared when the ADCTL register is overwritten, starting a new
conversion sequence. In continuous mode, CCF is set at the end of
the first conversion sequence.
Refer to
least significant channel select bits (CB and CA) have no meaning
and the CD and CC bits specify which group of four channels is to be
converted.
Freescale Semiconductor, Inc.
For More Information On This Product,
0 = Conversion process stops after each of the four result registers
1 = Conversions are performed continuously.
0 = A single channel specified by the four channel select bits
1 = Each of four channels is converted and the results written to a
is written.
CD:CA is sampled and converted four times.
different result register.
Analog-to-Digital (A/D) Converter
Table
Go to: www.freescale.com
10-1. In multiple channel mode (MULT = 1), the two
M68HC11K Family
MOTOROLA

Related parts for MC68HC11K1CFN4