M38869FFAHP Renesas Electronics America, M38869FFAHP Datasheet - Page 57
![no-image](/images/manufacturer_photos/0/5/560/renesas_electronics_america_sml.jpg)
M38869FFAHP
Manufacturer Part Number
M38869FFAHP
Description
IC 740 MCU FLASH 61K 80LQFP
Manufacturer
Renesas Electronics America
Series
740/38000r
Datasheet
1.M38869FFAGPU0.pdf
(113 pages)
Specifications of M38869FFAHP
Core Processor
740
Core Size
8-Bit
Speed
10MHz
Connectivity
I²C, SIO, UART/USART
Peripherals
PWM, WDT
Number Of I /o
64
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
80-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M38869FFAHP
Manufacturer:
MIT
Quantity:
20 000
Company:
Part Number:
M38869FFAHP#UU
Manufacturer:
Renesas Electronics America
Quantity:
10 000
COMPARATOR CIRCUIT
Comparator Configuration
The comparator circuit consists of resistors, comparators, a com-
parator control circuit, the comparator reference input selection bit
(bit 7 of address 001D
002D
P3
pin (P3
Comparator Operation
To activate the comparator, first set port P3 to input mode by set-
ting the corresponding direction register (address 0007
use port P3 as an analog voltage input pin. The internal fixed ana-
log voltage (V
comparator reference input selection bit (bit 7) of the serial I/O2
control register (address 001D
age becomes about 4.5 V at V
comparator reference input selection bit, the P0
comes the comparator reference power source input pin and it is
possible to input the comparator reference power source option-
ally from the external. The voltage comparison is immediately
54
Fig. 52 Comparator circuit
REF
16
) and analog signal input pins (P3
0
), the comparator reference power source input pin (P0
–P3
7
) also functions as an ordinary digital port.
CC
P 0
P 3
P 3
P 3
29/32) can be generated by setting “1” to the
0
7
6
0
/ P 3
16
), a comparator data register (address
R E F
8
P 3 ( 8 )
CC
16
). (The internal fixed analog volt-
= 5.0 V.) When setting “0” to the
0
C o m p a r a t o r d a t a r e g i s t e r
( a d d r e s s 0 0 2 D
C o m p a r a t o r c o n n e c t i n g
s i g n a l
–P3
C o m p a r -
a t o r
C o m p a r -
a t o r
7
C o m p a r -
a t o r
). The analog input
0
/P3
REF
D a t a b u s
16
) to “0” to
1 6
pin be-
)
0
/
8
C o m p a r a t o r
c o n t r o l c i r c u i t
performed by the writing operation to the comparator data register
(address 002D
(the time required for the comparison), the comparison result is
stored in the comparator register (address 002D
If the analog input voltage is greater than the internal reference
voltage, each bit of this register is “1”; if it is less than the internal
reference voltage, each bit of this register is “0”. To perform an-
other comparison, the voltage comparison must be performed
again by writing to the comparator data register (address 002D
Read the result when 14 cycles of
comparator operation starts. The ladder resistor is turned on dur-
ing 14 cycles of
reference voltage is generated. An unnecessary current is not
consumed because the ladder resistor is turned off while the com-
parator operation is not performed. Since the comparator consists
of capacitor coupling, the electric charge is lost if the clock fre-
quency is low.
Keep that the clock frequency is 1 MHz or more during the com-
parator operation. Do not execute the STP, WIT, or port P3 I/O
instruction.
b 0
C o m p a r a t o r r e f e r e n c e i n p u t s e l e c t i o n
b i t ( b i t 7 ) o f s e r i a l I / O 2 c o n t r o l
r e g i s t e r ( a d d r e s s 0 0 1 D
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
L a d d e r r e s i s t o r
c o n n e c t i n g s i g n a l
16
). After 14 cycles of the internal system clock
, which is required for the comparison, and the
MITSUBISHI MICROCOMPUTERS
“ 0 ”
“ 1 ”
V
S S
1 6
or more have passed after the
V
)
C C
V
3886 Group
C C
2 9 / 3 2
16
).
16
).