EM35X-BBRD Ember, EM35X-BBRD Datasheet - Page 133

• Manufacturer Part Number: EM35X-BBRD
• Description: EM35X BREAKOUT BOARD
• Manufacturer: Ember

Specifications of EM35X-BBRD

• Frequency: 2.4GHz
• For Use With/related Products: EM35x
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 636-1013

9.3.3
The counter clock can be provided by the following clock sources:
9.3.3.1
The internal clock is selected when the slave mode controller is disabled (TIM_SMS = 000 in the TIMx_SMCR
register). In this mode, the TIM_CEN, TIM_DIR (in the TIMx_CR1 register), and TIM_UG bits (in the TIMx_EGR
register) are actual control bits and can be changed only by software, except for TIM_UG, which remains
cleared automatically. As soon as the TIM_CEN bit is written to 1, the prescaler is clocked by the internal
clock CK_INT.
Figure 9-12 shows the behavior of the control circuit and the up-counter in normal mode, without prescaling.
9.3.3.2
This mode is selected when TIM_SMS = 111 in the TIMx_SMCR register. The counter can count at each rising or
falling edge on a selected input. Figure 9-13 shows the registers and signals used in the example that follows.
Internal clock (PCLK)
External clock mode 1: external input pin (TIy)
External clock mode 2: external trigger input (ETR)
Internal trigger input (ITR0): using the other timer as prescaler. Refer to the section Using One Timer as
Prescaler for the Other Timer for more details.
Figure 9-11. Counter Timing Diagram, Update Event with TIM_ARBE = 1 (counter overflow)
Clock Selection
Internal Clock Source (CK_INT)
External Clock Source Mode 1
Figure 9-12. Control Circuit in Normal Mode, Internal Clock Divided by 1
Final
9-9
120-035X-000G