AT86RF231-ZFR Atmel, AT86RF231-ZFR Datasheet - Page 107
AT86RF231-ZFR
Manufacturer Part Number
AT86RF231-ZFR
Description
TXRX LOW POWER 2.4GHZ 32VQFN
Manufacturer
Atmel
Datasheet
1.AT86RF231-ZUR.pdf
(198 pages)
Specifications of AT86RF231-ZFR
Frequency
2.4GHz
Data Rate - Maximum
2Mbps
Modulation Or Protocol
802.15.4 Zigbee, 6LoWPAN, RF4CE, SP100, WirelessHART™, ISM
Applications
Industrial Monitoring and Control, Wireless Alarm and Security Systems
Power - Output
-17dBm ~ 3dBm
Sensitivity
-101dBm
Voltage - Supply
1.8 V ~ 3.6 V
Current - Receiving
12.3mA
Current - Transmitting
14mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
Number Of Receivers
1
Number Of Transmitters
1
Wireless Frequency
2405 MHz to 2480 MHz
Interface Type
SPI
Noise Figure
6 dB
Output Power
20 dB
Operating Supply Voltage
1.8 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Maximum Supply Current
12.3 mA
Minimum Operating Temperature
- 40 C
Modulation
OQPSK
Protocol Supported
802.15.4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Memory Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
AT86RF231-ZFR
AT86RF231-ZFRTR
AT86RF231-ZFRTR
- Current page: 107 of 198
- Download datasheet (5Mb)
9.3
9.3.1
8111C–MCU Wireless–09/09
Frame Buffer
Data Management
The AT86RF231 contains a 128 byte dual port SRAM. One port is connected to the SPI inter-
face, the other to the internal transmitter and receiver modules. For data communication, both
ports are independent and simultaneously accessible.
The Frame Buffer uses the address space 0x00 to 0x7F for RX and TX operation of the radio
transceiver and can keep one IEEE 802.15.4 RX or one TX frame of maximum length at a time.
Frame Buffer access modes are described in
Frame Buffer access conflicts are indicated by an under run interrupt IRQ_6 (TRX_UR). Note
that this interrupt also occurs on the attempt to write frames longer than 127 octets to the Frame
Buffer. In that case the content of the Frame Buffer cannot be guaranteed.
Frame Buffer access is only possible if the digital voltage regulator is turned on. This is valid in
all device states except in SLEEP state. An access in P_ON state is possible if pin 17 (CLKM)
provides the 1 MHz master clock.
Data in Frame Buffer (received data or data to be transmitted) remains valid as long as:
By default there is no protection of the Frame Buffer against overwriting. Therefore, if a frame is
received during Frame Buffer read access of a previously received frame, interrupt IRQ_6
(TRX_UR) is issued and the stored data might be overwritten.
Even so, the old frame data can be read, if the SPI data rate is higher than the effective over air
data rate. For a data rate of 250 kb/s a minimum SPI clock rate of 1 MHz is recommended.
Finally the microcontroller should check the transferred frame data integrity by an FCS check.
To protect the Frame Buffer content against being overwritten by newly incoming frames the
radio transceiver state should be changed to PLL_ON state after reception. This can be
achieved by writing immediately the command PLL_ON to register bits TRX_CMD (register
0x02, TRX_STATE) after receiving the frame, indicated by IRQ_3 (TRX_END).
Alternatively Dynamic Frame Buffer Protection can be used to protect received frames against
overwriting, for details refer to
Both procedures do not protect the Frame Buffer from overwriting by the microcontroller.
In Extended Operating Mode during TX_ARET operation, see
Transmit with Automatic Retry and CSMA-CA Retry” on page
to receive, if an acknowledgement of a previously transmitted frame was requested. During this
period received frames are evaluated, but not stored in the Frame Buffer. This allows the radio
transceiver to wait for an acknowledgement frame and retry the frame transmission without writ-
ing them again.
A radio transceiver state change, except a transition to SLEEP state or a reset, does not affect
the Frame Buffer contents. If the radio transceiver is forced into SLEEP, the Frame Buffer is
powered off and the stored data gets lost.
• No new frame or other data are written into the buffer over SPI
• No new frame is received (in any BUSY_RX state)
• No state change into SLEEP state is made
• No RESET took place
Section 11.8 “Dynamic Frame Buffer Protection” on page
Section 6.6.2 “Register Description” on page
64, the radio transceiver switches
Section 7.2.4 “TX_ARET_ON -
AT86RF231
154.
107
30.
Related parts for AT86RF231-ZFR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: