STE48NM50 STMicroelectronics, STE48NM50 Datasheet

MOSFET N-CH 550V 48A ISOTOP

STE48NM50

Manufacturer Part Number
STE48NM50
Description
MOSFET N-CH 550V 48A ISOTOP
Manufacturer
STMicroelectronics
Series
MDmesh™r
Datasheet

Specifications of STE48NM50

Fet Type
MOSFET N-Channel, Metal Oxide
Fet Feature
Standard
Rds On (max) @ Id, Vgs
100 mOhm @ 24A, 10V
Drain To Source Voltage (vdss)
550V
Current - Continuous Drain (id) @ 25° C
48A
Vgs(th) (max) @ Id
5V @ 250µA
Gate Charge (qg) @ Vgs
117nC @ 10V
Input Capacitance (ciss) @ Vds
3700pF @ 25V
Power - Max
450W
Mounting Type
Chassis Mount
Package / Case
ISOTOP
Configuration
Single Dual Source
Transistor Polarity
N-Channel
Resistance Drain-source Rds (on)
0.1 Ohms
Forward Transconductance Gfs (max / Min)
20 S
Drain-source Breakdown Voltage
550 V
Gate-source Breakdown Voltage
+/- 30 V
Continuous Drain Current
48 A
Power Dissipation
450 W
Maximum Operating Temperature
+ 150 C
Mounting Style
Through Hole
Minimum Operating Temperature
- 65 C
Continuous Drain Current Id
24A
Drain Source Voltage Vds
550V
On Resistance Rds(on)
80mohm
Rds(on) Test Voltage Vgs
30V
Threshold Voltage Vgs Typ
4V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-3170-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STE48NM50
Quantity:
213
March 2005
Table 1: General Features
DESCRIPTION
The MDmesh™ is a new revolutionary MOSFET
technology that associates the Multiple Drain pro-
cess with the Company’s PowerMESH™ horizon-
tal
outstanding low on-resistance, impressively high
dv/dt and excellent avalanche characteristics. The
adoption of the Company’s proprietary strip tech-
nique yields overall dynamic performance that is
significantly better than that of similar competi-
tion’s products.
APPLICATIONS
The MDmesh™ family is very suitable for increas-
ing power density of high voltage converters allow-
ing system miniaturization and higher efficiencies.
Table 2: Order Codes
STE48NM50
TYPICAL R
HIGH dv/dt AND AVALANCHE CAPABILITIES
100% AVALANCHE TESTED
LOW INPUT CAPACITANCE AND GATE
CHARGE
LOW GATE INPUT RESISTANCE
TIGHT PROCESS CONTROL AND HIGH
MANUFACTURING YIELDS
layout.
TYPE
SALES TYPE
STE48NM50
The
DS
(on) = 0.08
(
N-CHANNEL 550V @ Tjmax - 0.08 - 48A ISOTOP
@
V
550V
resulting
Tjmax)
DSS
R
< 0.1
product
DS(on)
MARKING
E48NM50
has
48 A
I
D
an
Figure 1: Package
Figure 2: Internal Schematic Diagram
PACKAGE
ISOTOP
MDmesh™ MOSFET
ISOTOP
STE48NM50
PACKAGING
TUBE
Rev. 2
1/9

Related parts for STE48NM50

STE48NM50 Summary of contents

Page 1

... Table 2: Order Codes SALES TYPE STE48NM50 March 2005 Figure 1: Package R I DS(on) D < 0 Figure 2: Internal Schematic Diagram product has an MARKING PACKAGE E48NM50 ISOTOP STE48NM50 MDmesh™ MOSFET ISOTOP PACKAGING TUBE Rev. 2 1/9 ...

Page 2

... STE48NM50 Table 3: Absolute Maximum ratings Symbol V Gate- source Voltage GS I Drain Current (continuous Drain Current (continuous Drain Current (pulsed Total Dissipation at T TOT Derating Factor dv/dt (*) Peak Diode Recovery voltage slope V Insulation Winthstand Voltage (AC-RMS) ISO T Storage Temperature stg T Max. Operating Junction Temperature ...

Page 3

... 4 (see Figure 14 400V 10V GS (see Figure 18) Test Conditions di/dt = 100 A/µ 100 25° (see Figure 16 di/dt = 100 A/µ 100 150° (see Figure 16) STE48NM50 Min. Typ. Max. Unit 20 S 3700 pF 610 1 117 Min. Typ. Max. Unit 48 A 192 A 1.5 V 520 ns 7.8 µ ...

Page 4

... STE48NM50 Figure 3: Safe Operating Area Figure 4: Output Characteristics Figure 5: Transconductance 4/9 Figure 6: Thermal Impedance Figure 7: Transfer Characteristics Figure 8: Static Drain-source On Resistance ...

Page 5

... Figure 9: Gate Charge vs Gate-source Voltage Figure 10: Normalized Gate Thereshold Volt- age vs Temperature Figure 11: Source-Drain Diode Forward Char- acteristics Figure 12: Capacitance Variations Figure 13: Normalized On Resistance vs Tem- perature STE48NM50 5/9 ...

Page 6

... STE48NM50 Figure 14: Unclamped Inductive Load Test Cir- cuit Figure 15: Switching Times Test Circuit For Resistive Load Figure 16: Test Circuit For Inductive Load Switching and Diode Recovery Times 6/9 Figure 17: Unclamped Inductive Wafeform Figure 18: Gate Charge Test Circuit ...

Page 7

... STE48NM50 MAX. 0.480 0.358 0.080 0.033 0.503 1.003 1.248 0.169 0.594 1.193 1.503 0.322 7/9 ...

Page 8

... STE48NM50 Table 9: Revision History Date Revision 30/Mar/2005 2 8/9 Description of Changes Modified value in table 7 ...

Page 9

... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America All other names are the property of their respective owners © 2005 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies STE48NM50 9/9 ...

Related keywords