XC6SLX16-2CSG324C Xilinx Inc, XC6SLX16-2CSG324C Datasheet - Page 70

IC FPGA SPARTAN 6 14K 324CSGBGA

XC6SLX16-2CSG324C

Manufacturer Part Number
XC6SLX16-2CSG324C
Description
IC FPGA SPARTAN 6 14K 324CSGBGA
Manufacturer
Xilinx Inc
Series
Spartan® 6 LXr

Specifications of XC6SLX16-2CSG324C

Total Ram Bits
589824
Number Of Logic Elements/cells
14579
Number Of Labs/clbs
1139
Number Of I /o
232
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
324-LFBGA, CSPBGA
No. Of Macrocells
14579
Family Type
Spartan-6
No. Of Speed Grades
2
No. Of I/o's
232
Clock Management
DCM, PLL
Core Supply Voltage Range
1.14V To
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1671

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC6SLX16-2CSG324C
Manufacturer:
XILINX44
Quantity:
1 260
Part Number:
XC6SLX16-2CSG324C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC6SLX16-2CSG324C
Manufacturer:
XILINX
0
Part Number:
XC6SLX16-2CSG324C
0
Company:
Part Number:
XC6SLX16-2CSG324C
Quantity:
41
Part Number:
XC6SLX16-2CSG324CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC6SLX16-2CSG324CES
Manufacturer:
XILINX
0
Table 75: Duty Cycle Distortion and Clock-Tree Skew (Cont’d)
DS162 (v2.0) March 31, 2011
Preliminary Product Specification
Notes:
1.
2.
3.
T
BUFIOSKEW
Symbol
LXT devices are not available with a -1L speed grade. The LX4 is not available in -3N speed grade.
These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where
other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
The T
for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA Editor and Timing Analyzer
tools to evaluate clock skew specific to your application.
CKSKEW
I/O clock tree skew across one clock region
value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists
Description
www.xilinx.com
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
XC6SLX4
XC6SLX9
XC6SLX16
XC6SLX25
XC6SLX25T
XC6SLX45
XC6SLX45T
XC6SLX75
XC6SLX75T
XC6SLX100
XC6SLX100T
XC6SLX150
XC6SLX150T
Device
(1)
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
-3
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
Speed Grade
-3N
N/A
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
0.06
-2
0.07
0.07
0.07
0.07
0.07
0.07
0.07
0.07
N/A
N/A
N/A
N/A
N/A
-1L
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
70

Related parts for XC6SLX16-2CSG324C