WPIXF1104BE.B1-993991 Cortina Systems Inc, WPIXF1104BE.B1-993991 Datasheet - Page 156

• Manufacturer Part Number: WPIXF1104BE.B1-993991
• Description: IC ETH MAC SPI3 4-PORT 552-FCBGA
• Manufacturer: Cortina Systems Inc

Specifications of WPIXF1104BE.B1-993991

• Controller Type: Ethernet Controller, MAC
• Interface: SPI-3
• Voltage - Supply: 1.8V, 2.5V, 3.3V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 575-BCBGA Exposed Pad (552 Bumps)
• Operating Supply Voltage (typ): 1.8/2.5/3.3V
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 1008-1045

IXF1104 MAC
Datasheet
278757, Revision 13.2
17 September 2008
Table 70
Table 71
Table 72
Table 73
Cortina Systems
Desired Duplex ($ Port_Index + 0x02)
FD FC Type ($ Port_Index + 0x03)
Collision Distance ($ Port_Index + 0x05)
Collision Threshold ($ Port_Index + 0x06)
®
Register Description: Chooses between half-duplex and full-duplex operation in RGMII
100 Mbps or 10 Mbps mode only.
This register must be set to the default value of 1 and must not be changed when operating in
RGMII 1000 Mbps, GMII, or fiber mode.
1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No
FD FC Type
1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No
Collision
Distance
1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No
Collision
Threshold
1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No
31:1
Bit
IXF1104 4-Port Gigabit Ethernet Media Access Controller
0
clear; R/W/C = Read/Write, Clear on Write
clear; R/W/C = Read/Write, Clear on Write
clear; R/W/C = Read/Write, Clear on Write
clear; R/W/C = Read/Write, Clear on Write
Name
Name
Name
Name
Reserved
Duplex Select
This value fills the Type field of the Transmitted
Pause frames. Only bits 15:0 of this register are
used.
This is a 10-bit value that sets the limit for late
collision. Collisions happening at byte times
beyond the configured value are considered to be
late collisions. (Only valid in half-duplex).
This is a 4-bit value that sets the limit for
excessive collisions. When the number of
transmission attempts performed for a packet
exceeds this value, it is considered to be an
excessive collision and the frame is dropped.
(Only valid in half-duplex).
Reserved
0 = Half-duplex
1 = Full-duplex
NOTE: Half-duplex operation applies only to
10/100 Mbps speed on copper media in RGMII
mode only. Gigabit speed on either media requires
full-duplex.
Description
Description
Description
Description
Port_Index
Port_Index
Port_Index
Address
Address
Address
+ 0x03
+ 0x05
+ 0x06
Type
R
R/W
Type
Type
Type
R/W
R/W
R/W
1
1
1
1
0x00000000
0x00008808
0x00000001
0x0000000F
0x00000043
Default
Default
Default
Default
1
Page 156