LIS3LV02DL STMicroelectronics, LIS3LV02DL Datasheet - Page 16
![Board Mount Accelerometers MEMS INERTIAL SENSOR](/photos/16/15/161598/largeimagestmemsinteral_sml.jpg)
LIS3LV02DL
Manufacturer Part Number
LIS3LV02DL
Description
Board Mount Accelerometers MEMS INERTIAL SENSOR
Manufacturer
STMicroelectronics
Datasheet
1.LIS3LV02DL.pdf
(48 pages)
Specifications of LIS3LV02DL
Sensing Axis
X, Y, Z
Acceleration
2 g, 6 g
Digital Output - Number Of Bits
12 bit, 16 bit
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.16 V
Supply Current
0.65 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Digital Output - Bus Interface
I2C, SPI
Sensitivity
1024 LSB/g
Package / Case
LGA-16
Output Type
Digital
Acceleration Range
±2g, ±6g
No. Of Axes
3
Interface Type
I2C, SPI
Sensitivity Per Axis
1024LSB / G
Sensor Case Style
LGA
No. Of Pins
16
Supply Voltage Range
2.16V To 3.6V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LIS3LV02DL
Manufacturer:
ST
Quantity:
20 000
Mechanical and electrical specifications
2.3.2
Table 7.
1. Data based on standard I
2. A device must internally provide an hold time of at least 300ns for the SDA signal (referred to VIHmin of the SCL signal) to
3. Cb = total capacitance of one bus line, in pF
16/48
t
t
r(SDA)
f(SDA)
bridge the undefined region of the falling edge of SCL
t
Symbol
t
t
t
w(SP:SR)
w(SCLH)
t
w(SCLL)
t
su(SDA)
t
f
h(SDA)
t
su(SR)
su(SP)
(SCL)
h(ST)
t
t
r(SCL)
f(SCL)
I
Subject to general operating conditions for Vdd and Top.
I2C slave timing values
Figure 4.
4.Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both port
2
C - Inter IC control interface
SCL clock frequency
SCL clock low time
SCL clock high time
SDA setup time
SDA data hold time
SDA and SCL rise time
SDA and SCL fall time
START condition hold time
Repeated START condition
setup time
STOP condition setup time
Bus free time between STOP
and START condition
SCL
SDA
t
f(SDA)
2
Parameter
C protocol requirement, not tested in production
I
2
t
C slave timing diagram
h(ST)
START
t
w(SCLL)
t
r(SDA)
t
w(SCLH)
I
2
t
C standard mode
su(SDA)
Min
250
0
4.7
4.0
4.7
4.7
0
4
4
(2)
t
r(SCL)
(4)
t
f(SCL)
t
h(SDA)
1000
Max
3.45
100
300
(1)
20 + 0.1C
20 + 0.1C
Min
100
0
1.3
0.6
0.6
0.6
0.6
1.3
I
0
(2)
2
C fast mode
b
b
(3)
(3)
t
su(SR)
t
su(SP)
t
w(SP:SR)
Max
400
300
300
(1)
0.9
LIS3LV02DL
REPEATED
START
STOP
START
Unit
KHz
µs
ns
µs
ns
µs