LAN9215-MT SMSC, LAN9215-MT Datasheet - Page 126

CONTROLLER, ENET, NON-PCI, 100TQFP

LAN9215-MT

Manufacturer Part Number
LAN9215-MT
Description
CONTROLLER, ENET, NON-PCI, 100TQFP
Manufacturer
SMSC
Datasheets

Specifications of LAN9215-MT

Data Rate
100Mbps
No. Of Ports
2
Ethernet Type
IEEE 802.3 / 802.3u
Supply Current
40mA
Supply Voltage Range
2.97V To 3.63V
Operating Temperature Range
0°C To +70°C
Digital Ic Case Style
TQFP
Interface Type
HBI
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9215-MT
Manufacturer:
BROADCOM
Quantity:
450
Part Number:
LAN9215-MT
Manufacturer:
Standard
Quantity:
1 643
Part Number:
LAN9215-MT
Manufacturer:
SMSC
Quantity:
9
Part Number:
LAN9215-MT
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
LAN9215-MT
Manufacturer:
SMSC
Quantity:
20 000
Revision 1.93 (12-12-07)
6.5
SYMBOL
t
t
FIFO_SEL
A[2:1]
nCS, nRD
Data Bus
t
t
t
t
t
t
csdv
acyc
t
asu
adv
don
doff
doh
csh
ah
In this mode the upper address inputs are not decoded, and any burst read of the LAN9215i will read
the RX Data FIFO. This mode is enabled when FIFO_SEL is driven high during a read access. This
is normally accomplished by connecting the FIFO_SEL signal to a high-order address line. This mode
is useful when the host processor must increment its address when accessing the LAN9215i. Timing
is identical to a PIO Burst Read, and the FIFO_SEL signal has the same timing characteristics as the
address lines.
In this mode, performance is improved by allowing an unlimited number of back-to-back read cycles.
RX Data FIFO Direct PIO Burst Reads can be performed using Chip Select (nCS) or Read Enable
(nRD). When either or both of these control signals go high, they must remain high for the period
specified.
Note that address lines A[2:1] are still used, and address bits A[7:3] are ignored.
Note: The “Data Bus” width is 16 bits.
RX Data FIFO Direct PIO Burst Reads
DESCRIPTION
nCS, nRD Deassertion Time
nCS, nRD Valid to Data Valid
Address Cycle Time
Address, FIFO_SEL Setup to nCS, nRD Valid
Address Stable to Data Valid
Address, FIFO_SEL Hold Time
Data Buffer Turn On Time
Data Buffer Turn Off Time
Data Output Hold Time
Figure 6.4 RX Data FIFO Direct PIO Burst Read Cycle Timing
Table 6.6 RX Data FIFO Direct PIO Burst Read Cycle Timing
Highly Efficient Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support
DATASHEET
126
MIN
165
13
0
0
0
0
TYP
MAX
30
40
7
SMSC
LAN9215i
Datasheet
UNITS
ns
ns
ns
ns
ns
ns
ns

Related parts for LAN9215-MT