STA326 STMicroelectronics, STA326 Datasheet - Page 24

no-image

STA326

Manufacturer Part Number
STA326
Description
DIG AUDIO SYSTEM, 2-CH, 36POWERSSOP
Manufacturer
STMicroelectronics
Datasheet

Specifications of STA326

Svhc
No SVHC (15-Dec-2010)
No. Of Pins
36
Operating Temperature Range
-20°C To +85°C
Supply Voltage Max
36V
Supply Voltage Min
10V
Termination T
RoHS Compliant
Package / Case
PowerSO
Interface
I2C
Interface Type
I2C
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA326
Manufacturer:
ST
Quantity:
87
Part Number:
STA326
Manufacturer:
ST
0
Part Number:
STA326 VJ
Manufacturer:
ST
0
Part Number:
STA326-VJ
Manufacturer:
ST
0
Part Number:
STA326/13T 2*6
Manufacturer:
ST
0
Part Number:
STA326/13T 2*60W
Manufacturer:
ST
0
Part Number:
STA32613TR
Manufacturer:
ST
Quantity:
20 000
Part Number:
STA326VJ
Manufacturer:
TOSHIBA
Quantity:
430
Register description
24/57
Table 19.
Figure 15. Serial input data timing
Table 20.
Table 21.
Each channel received via I
channel input mapping registers. This allows for flexibility in processing. The default settings
of these registers map each I
BICKI frequency (slave mode)
BICKI pulse width low (T0) (slave mode)
BICKI pulse width high (T1) (slave mode)
BICKI active to LRCKI edge delay (T2)
BICKI active to LRCKI edge delay (T3)
SDI valid to BICKI active setup (T4)
BICKI active to SDI hold time (T5)
5
6
7
Bit
Bit
RW
RW
RW
R/W
R/W
Serial input data timing characteristics (fs = 32 to 192 kHz)
Delay serial clock enable
Channel input mapping
0
0
1
LRCKI
BICKI
RST
RST
Parameter in
SDI
C1IM
C2IM
DSCKE
T2
2
Name
Name
S can be mapped to any internal processing channel via the
2
S input channel to its corresponding processing channel.
Doc ID 11531 Rev 3
Figure 15
T4
T3
0: processing channel 1 receives left I
1: processing channel 1 receives right I
0: processing channel 2 receives left I
1: processing channel 2 receives right I
Delay serial clock enable:
0: no serial clock delay
1: serial clock delay by 1 core clock cycle to tolerate
anomalies in some I
T5
T0
T1
12.5 MHz max.
40 ns min.
40 ns min.
20 ns min.
20 ns min.
20 ns min.
20 ns min.
2
S master devices
Description
Description
Value
2
2
S input
S input
2
2
S input
S input
STA326

Related parts for STA326