LPC1226FBD64/301 NXP Semiconductors, LPC1226FBD64/301 Datasheet - Page 26
![MCU, 96K FLASH, CORTEX-M0, 64LQFP](/photos/19/1/190186/ge64lqfp05-40_sml.jpg)
LPC1226FBD64/301
Manufacturer Part Number
LPC1226FBD64/301
Description
MCU, 96K FLASH, CORTEX-M0, 64LQFP
Manufacturer
NXP Semiconductors
Datasheet
1.LPC1224FBD48201.pdf
(60 pages)
Specifications of LPC1226FBD64/301
Rohs Compliant
YES
Featured Product
LPC122x Cortex-M0 Microcontrollers
Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
45MHz
Connectivity
I²C, IrDA, Microwire, SPI, SSI, SSP, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, POR, WDT
Number Of I /o
55
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-LQFP
Controller Family/series
LPC1200
No. Of I/o's
55
Ram Memory Size
8KB
Cpu Speed
30MHz
No. Of Timers
4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-5162
LPC1226FBD64/301
LPC1226FBD64/301
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC1226FBD64/301
Manufacturer:
SEC
Quantity:
24
Company:
Part Number:
LPC1226FBD64/301,1
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
LPC122X
Objective data sheet
7.18.5.2 Deep-sleep mode
7.18.5.3 Deep power-down mode
7.19.1 Start logic
7.19.2 Reset
7.19 System control
In Sleep mode, execution of instructions is suspended until either a reset or interrupt
occurs. Peripheral functions continue operation during Sleep mode and may generate
interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic
power used by the processor itself, memory systems and related controllers, and internal
buses.
In Deep-sleep mode, the chip is in Sleep mode, and in addition all analog blocks are shut
down. As an exception, the user has the option to keep the watchdog oscillator and the
BOD circuit running for self-timed wake-up and BOD protection. Deep-sleep mode allows
for additional power savings.
The GPIO pins PIO0_0 to PIO0_11 (up to 12 pins total) and the RTC match interrupt can
serve as a wake-up input to the start logic to wake up the chip from Deep-sleep mode.
Unless the watchdog oscillator is selected to run in Deep-sleep mode, the clock source
should be switched to IRC before entering Deep-sleep mode, because the IRC can be
switched on and off glitch-free.
In Deep power-down mode, power is shut off to the entire chip with the exception of the
Real Time Clock, the four general-purpose registers, and the WAKEUP pin. The LPC122x
can wake up from Deep power-down mode via the WAKEUP pin or the RTC match
interrupt.
When entering Deep power-down mode, an external pull-up resistor is required on the
WAKEUP pin to hold it HIGH. The RESET pin must also be held HIGH to prevent it from
floating while in Deep power-down mode.
The start logic connects external pins to corresponding interrupts in the NVIC. Each pin
shown in
vector table. The start logic pins can serve as external interrupt pins when the chip is
running. In addition, an input signal on the start logic pins can wake up the chip from
Deep-sleep mode when all clocks are shut down.
The start logic must be configured in the system configuration block and in the NVIC
before being used.
Reset has four sources on the LPC122x: the RESET pin, the Watchdog reset, power-on
reset (POR), and the BrownOut Detection (BOD) circuit. The RESET pin is a Schmitt
trigger input pin. Assertion of chip reset by any source, once the operating voltage attains
a usable level, starts the IRC and initializes the flash controller.
When the internal Reset is removed, the processor begins executing at address 0, which
is initially the Reset vector mapped from the boot block. At that point, all of the processor
and peripheral registers have been initialized to predetermined values.
Table 3
All information provided in this document is subject to legal disclaimers.
as input to the start logic has an individual interrupt in the NVIC interrupt
Rev. 1.2 — 29 March 2011
32-bit ARM Cortex-M0 microcontroller
LPC122x
© NXP B.V. 2011. All rights reserved.
26 of 60