ADF7021-VBCPZ-RL Analog Devices Inc, ADF7021-VBCPZ-RL Datasheet - Page 35

• Manufacturer Part Number: ADF7021-VBCPZ-RL
• Description: Narrow Band Transceiver 433/868/900 MHz
• Manufacturer: Analog Devices Inc

Specifications of ADF7021-VBCPZ-RL

• Frequency: 80MHz ~ 960MHz
• Data Rate - Maximum: 24 kbps
• Modulation Or Protocol: FSK
• Applications: ISM
• Power - Output: 13dBm
• Sensitivity: -125dBm
• Voltage - Supply: 2.3 V ~ 3.6 V
• Current - Receiving: 21.7mA
• Current - Transmitting: 27.1mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-VFQFN, CSP Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AUTOMATIC SYNC WORD DETECTION (SWD)
The ADF7021-V also supports automatic detection of the sync
or ID fields. To activate this mode, the sync (or ID) word must
be preprogrammed into the ADF7021-V. In receive mode, this
preprogrammed word is compared to the received bit stream.
When a valid match is identified, the external SWD pin is
asserted by the ADF7021-V on the next Rx clock pulse.
This feature can be used to alert the microprocessor that a
valid channel has been detected. It relaxes the computational
requirements of the microprocessor and reduces the overall
power consumption.
The SWD signal can also be used to frame the received packet
by staying high for a preprogrammed number of bytes. The data
packet length can be set in Register 12, Bits[DB15:DB8].
Rev. 0 | Page 35 of 60
The SWD pin status can be configured by setting Bits[DB7:DB6]
in Register 12. Bits[DB5:DB4] in Register 11 are used to set the
length of the sync/ID word, which can be 12, 16, 20, or 24 bits
long. A value of 24 bits is recommended to minimize false sync
word detection in the receiver that can occur during recovery of
the remainder of the packet or when a noise/no signal is present
at the receiver input. The transmitter must transmit the sync
byte MSB first, LSB last to ensure proper alignment in the
receiver sync-byte-detection hardware.
An error tolerance parameter can also be programmed that
accepts a valid match when up to three bits of the word are
incorrect. The error tolerance value is assigned in Register 11,
Bits[DB7:DB6].
ADF7021-V