LAN9303-ABZJ Standard Microsystem (Smsc), LAN9303-ABZJ Datasheet - Page 32
![no-image](/images/no-image-200.jpg)
LAN9303-ABZJ
Manufacturer Part Number
LAN9303-ABZJ
Description
Ethernet Switch 3-Port 10Mbps/100Mbps 56-Pin QFN EP
Manufacturer
Standard Microsystem (Smsc)
Datasheet
1.LAN9303-ABZJ.pdf
(367 pages)
Specifications of LAN9303-ABZJ
Package
56QFN EP
Phy/transceiver Interface
MII/RMII
Number Of Primary Switch Ports
3
Maximum Data Rate
100 Mbps
Vlan Support
Yes
Power Supply Type
Analog
Minimum Single Supply Voltage
3 V
Maximum Single Supply Voltage
3.6 V
Maximum Supply Current
0.19(Typ) A
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9303-ABZJ
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
- Current page: 32 of 367
- Download datasheet (4Mb)
Revision 1.4 (07-07-10)
PINS
NUM
1
PHY Address
Configuration
and LED 5
GPIO 5
Polarity
NAME
LED 5
Strap
PHYADDR_LED5P
SYMBOL
GPIO5
Table 3.5 GPIO/LED/Configuration Straps
LED5
Small Form Factor Three Port 10/100 Managed Ethernet Switch with Single MII/RMII/Turbo MII
DATASHEET
BUFFER
IS/O12/
OD12/
TYPE
OD12
OS12
O12/
(PU)
(PU)
IS
32
This pin is configured to operate as an LED when
the LED 5 Enable bit of the
Register (LED_CFG)
depends on the setting of the
(LED_FUN[1:0])
Register (LED_CFG)
an push-pull or open-drain/open-source output.
When selected as an open-drain/open-source
output, the polarity of this pin depends upon the
PHYADDR_LED5P
This pin is configured to operate as a GPIO when
the LED 5 Enable bit of the
Register (LED_CFG)
programmable as either a push-pull output, an
open-drain output, or a Schmitt-triggered input by
writing the
Register (GPIO_CFG)
I/O Data & Direction Register
This strap configures the default value of the MII
management address for the PHYs and Virtual
PHY, as well as the polarity of the LED 5 pin when
it is an open-drain or open-source output. See
Note
If the strap value is 0:
The PHY address values are as follows:
Virtual PHY = 0
PHY Port 1 = 1
PHY Port 2 = 2
The LED is set as active high, since it is assumed
that a LED to ground is used as the pull-down.
If the strap value is 1:
The PHY address values are as follows:
Virtual PHY = 1
PHY Port 1 = 2
PHY Port 2 = 3
The LED is set as active low, since it is assumed
that a LED to VDD is used as the pull-up.
3.6.
General Purpose I/O Configuration
field in the
DESCRIPTION
strap value sampled at reset.
and is configured to be either
is set. The buffer type
is clear. The pin is fully
and the
LED Configuration
LED Configuration
LED Configuration
SMSC LAN9303/LAN9303i
(GPIO_DATA_DIR).
LED Function 1-0
General Purpose
Datasheet
Related parts for LAN9303-ABZJ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LAN9311-NZW](/images/no-image3.png)
Part Number:
Description:
Ethernet Switch 2-Port 10Mbps/100Mbps 128-Pin XVTQFP
Manufacturer:
Standard Microsystem (Smsc)
Datasheet:
![LAN9311I-NZW](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
Standard Microsystem (Smsc)
Datasheet: