ISP1508AET NXP Semiconductors, ISP1508AET Datasheet - Page 20

no-image

ISP1508AET

Manufacturer Part Number
ISP1508AET
Description
RF Transceiver USB 2.0 ULPI TRNSCVR
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1508AET

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935283548118 ISP1508AET-T

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1508AET
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
ISP1508AETT
Manufacturer:
ST
0
Part Number:
ISP1508AETTM
Quantity:
3 770
Part Number:
ISP1508AETTM
Manufacturer:
ST
Quantity:
20 000
NXP Semiconductors
9. Modes of operation
ISP1508A_ISP1508B_1
Product data sheet
9.1.1 Normal mode
9.1.2 Power-down mode
9.1 Power modes
When both V
to all the remaining pins, including V
the ISP1508 chip.
When both V
ISP1508 will be fully functional as in normal mode.
When V
ISP1508, the application system must detect the low voltage condition and set the
CHIP_SEL pin to non-active state to put the ISP1508 in power-down mode. This is to
protect the ULPI interface and the USB interface from driving wrong levels. Under this
condition, the V
pin. All the digital pins (see
high-impedance inputs. These pins must be driven to defined states or terminated by
using pull-up or pull-down resistors to avoid floating input condition. Other pins (see
Section
In normal mode, both V
ISP1508 is fully functional.
When V
into power-down mode. In this mode, internal regulators are powered down to keep the
V
V
Table 8.
[1]
When V
are not powered. These pins must not be externally driven to HIGH, otherwise the
ISP1508 behavior is undefined and leakage current will occur. Other pins (see
Section
When the ISP1508 is put into power-down mode by disabling the CHIP_SEL pin, all the
digital pins (see
high-impedance inputs. These pins must be driven to defined states or terminated by
Pin name
V
V
REG3V3, REG1V8, DP, DM, V
XTAL1, XTAL2, RREF, PSW_N, FAULT
CHIP_SEL, CFG1, CFG2, TEST_N, STP,
NXT, DIR, DATA[7:0], CLOCK
CC
BUS
CC
CC(I/O)
These pins must not be externally driven to HIGH. Otherwise, the ISP1508 behavior is undefined and
leakage current will occur.
current to a minimum. The voltage on the V
pins. In this mode, the ISP1508 pin states are given in
CC(I/O)
CC(I/O)
CC(I/O)
7.10) are not powered.
7.10) are not powered.
Pin states in power-down mode
CC(I/O)
CC
is powered and the V
is not present, all digital pins (see
is not present or when the CHIP_SEL pin is not active, the ISP1508 is put
CC(I/O)
and V
Section
and V
voltage will not leak to USB pins (V
CC(I/O)
Rev. 01 — 14 August 2007
CC
7.2) that are powered by V
CC
and V
Section
BUS
are not powered, there will be no leakage from the V
are powered and are within the operating voltage range, the
, ID, CFG0,
CC(I/O)
CC
7.2) powered by V
CC
voltage is below the operating voltage range of the
and V
are powered. The CHIP_SEL pin is active. The
V
3.0 V to 4.5 V
not powered
not powered
not powered
CC(I/O)
CC(I/O)
ISP1508A; ISP1508B
CC
Section
. Applying 5 V to V
is not present CHIP_SEL is not active
pin will not leak to the V
CC(I/O)
CC(I/O)
[1]
[1]
[1]
BUS
7.2) that are powered by V
are configured as
, DP, DM and ID) and the V
Table
are configured as
ULPI HS USB transceiver
3.0 V to 4.5 V
1.4 V to 1.95 V
not powered
high-Z
8.
BUS
© NXP B.V. 2007. All rights reserved.
will not damage
CC(I/O)
[1]
BUS
and/or
20 of 86
CC(I/O)
pin
CC

Related parts for ISP1508AET