FW82371EB Intel, FW82371EB Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
FW82371EB
Manufacturer Part Number
FW82371EB
Description
Manufacturer
Intel
Datasheet
1.FW82371EB.pdf
(45 pages)
Specifications of FW82371EB
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
FW82371EB
Manufacturer:
INTEL
Quantity:
98
Part Number:
FW82371EB
Manufacturer:
INFTEL
Quantity:
20 000
Part Number:
FW82371EB/SL37M
Manufacturer:
INTEL
Quantity:
20 000
11.
12.
13.
Specification Update
R
7.1.12
Address Offset:
Default Value:
Attribute:
CPU Stop Clock Exit Behavior
The PIIX4 Datasheet, section 11.2.2, page 209, describes the behavior when the processor is leaving the
STOP CLOCK STATE. The first sentence in the third and forth bullets are incorrect.
The phrase “PIIX4 waits for the processor PLL to start and lock (about 1mS + 32khz period) then
negates the SUS_STAT1# signal {4}.” Is inaccurate. This sentence will be replaced by “PIIX4 waits for
the processor PLL to start and lock (about CPU_LCK time + 32 kHz period) then negates the
SUS_STAT1# signal {4}.”
The sentence “PIIX4 waits up to 2-32khz periods and then negates the STPCLK# signal {5}.” Is
inaccurate. This sentence will be replaced by “PIIX4 waits 2-3 32khz periods (if SLEEP_EN=0), or 3-5
32khz periods (if SLEEP_EN=1) and then negates the STPCLK# signal {5}.”
This change applies to all steppings of the PIIX4 and will be incorporated into the next revision of the
PIIX4 datasheet.
Manufacturing ID at 0F8h (all Functions) May Vary
A manufacturing ID field (0F8h) of PIIX4E functions 0-3 may return a value of 28h or 30h. This register
is a RESERVED REGISTER and should not be accessed.
This change applies to all steppings of the PIIX4E and will be incorporated inot the next revision of the
PIIX4 datasheet.
IDE Data Hold (t115b) Change
The 82371AB (PIIX4) PCI ISA IDE Xcelerator Timing Specification, in Table 8 (PCI BUS IDE
Timings) defines t115b as an 8nS min specification. This is specification is changed to 7nS min to meet
ATA Specification data hold requirements.
Bit
5
Processor PLL Lock Resolution (CPU_SEL) - R/W. Selects the clock resolution used for the
fast burst timer when it is used to count the processor’s PLL lock time. 0= 1mS granularity. 1=
8uS granularity.
CNTB Count b (FUNCTION 3)
00h
Read/Write
48-4Bh
Description
Intel
®
82371EB (PIIX4E)
15