IDT82V3012PV IDT, Integrated Device Technology Inc, IDT82V3012PV Datasheet - Page 18

• Manufacturer Part Number: IDT82V3012PV
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: PLLr

Specifications of IDT82V3012PV

• Number Of Elements: 1
• Supply Current: 60mA
• Pll Input Freq (min): 8KHz
• Pll Input Freq (max): 19.44MHz
• Operating Supply Voltage (typ): 3.3V
• Operating Temp Range: -40C to 85C
• Package Type: SSOP
• Output Frequency Range: Up to 155.52MHz
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (max): 3.6V
• Operating Temperature Classification: Industrial
• Pin Count: 56
• Lead Free Status / RoHS Status: Not Compliant

3.11
signal and an ideal timing signal at the end of a particular observation
period. Usually, the given timing signal and the ideal timing signal are of
the same frequency. Phase continuity applies to the output of the
synchronizer after a signal disturbance due to a mode change. The
observation period is usually the time from the disturbance, to just after
the synchronizer has settled to a steady state.
maintained to within ±5 ns at the instance (over one frame) of all mode
changes. The total phase shift, depending on the type of mode change,
may accumulate up to 200 ns over many frames. The rate of change of
the 200 ns phase shift is limited to a maximum phase slope of
approximately 5 ns per 125 µs. This meets the AT&T TR62411
maximum phase slope requirement of 7.6 ns per 125 µs and Telcordia
GR-1244-CORE (81 ns per 1.326 ms).
3.12
Measures of Performance
IDT82V3012
Phase continuity is the phase difference between a given timing
In the case of the IDT82V3012, the output signal phase continuity is
This is the time it takes the synchronizer to phase lock to the input
PHASE CONTINUITY
PHASE LOCK TIME
18
signal. Phase lock occurs when the input signal and output signal are
not changing in phase with respect to each other (not including jitter).
factors including:
achieve due to other synchronizer requirements. For instance, better
jitter transfer performance is achieved with a lower frequency loop filter
which increases lock time. And better (smaller) phase slope
performance (limiter) results in longer lock times. The IDT82V3012 loop
filter and limiter are optimized to meet the AT&T TR62411 jitter transfer
and phase slope requirements. Consequently, phase lock time, which is
not a standard requirement, may be longer than in other applications.
See
mode. When this pin is set to high, the DPLL will lock to an input
reference within approximately 500 ms.
Lock time is very difficult to determine because it is affected by many
1. Initial input to output phase difference
2. Initial input to output frequency difference
3. Synchronizer loop filter
4. Synchronizer limiter
Although a short lock time is desirable, it is not always possible to
The IDT82V3012 provides a FLOCK pin to enable the Fast Lock
T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS
“7.1
Performance”for details.
February 6, 2009