IDT77V126L200TFI8 IDT, Integrated Device Technology Inc, IDT77V126L200TFI8 Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT77V126L200TFI8
Manufacturer Part Number
IDT77V126L200TFI8
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.IDT77V126L200TFI8.pdf
(30 pages)
Specifications of IDT77V126L200TFI8
Number Of Channels
1
Type Of Atm Phy Interface
UTOPIA
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Pin Count
64
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
Interrupt Mask Register
Address: 0x07
Enhanced Control 1 Register
Address: 0x08
Enhanced Control 2 Registers
Addresses: 0x09
IDT77V126L200
7
6
5
4
3
2
1
0
7
6
5-0
7-6
5
4
3
2
1
0
Bit Type
Bit Type
Bit Type
Note: When set to “1”, these bits mask the corresponding interrupt pin (INT). When set to “0”, the interrupts are unmasked. These interrupts
correspond to the interrupt status bits in the interrupt Status Registers.
R/W
R/W
R/W
R/W
R/W
R/W
W
R/W
R/W
0
0
0 = interrupt enabled
0 = interrupt enabled
0 = interrupt enabled
0 = interrupt enabled
0 = interrupt enabled
0 = interrupt enabled
0 = not reset
0 = OSC
0
Initial State
Initial State
Initial State
00
0
0
0
0
0
0
Software Reset
1 = Reset. This bit is self-clearing; it isn't necessary to write "0" to exit reset.
Transmit Line Clock (or Loop Timing Mode)
When set to 0, the OSC input is used as the transmit line clock. When set to 1, the recovered receive clock is used as
the transmit line clock.
Reserved
Line Rate Control These bits determine the line bit rate relative to the reference clock, as well as the pre-driver
strength for the TXD+/- outputs.
00 Clock multiplier = 1x, pre-driver strength is “standard”
01 Clock multiplier = 2x, pre-driver strength is “standard”
10 Clock multiplier = 4x, pre-driver strength is “strong”
11 Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
HEC Error Cell
Short Cell Error
Transmit Parity Error
Receive Signal Condition Change
Received Cell Symbol Error
Receive FIFO Overflow
23 of 30
Function
Function
Function
December 2004