FDC37C935-QS Standard Microsystems (SMSC), FDC37C935-QS Datasheet - Page 162

no-image

FDC37C935-QS

Manufacturer Part Number
FDC37C935-QS
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of FDC37C935-QS

Lead Free Status / RoHS Status
Supplier Unconfirmed
GP25
Default = 0x01
GP_INT
Default = 0x00
GPA_GPW_EN
Default = 0x00
WDT_VAL
Default = 0x00
NAME
Table 74 - Auxilliary I/O, Logical Device 8 [Logical Device Number = 0x08]
REG INDEX
0xEE-0xEF
0xED
0xF0
0xF1
0xF2
General Purpose I/0 bit 2.5
Bit[0] In/Out :
Bit[1] Polarity :
Bit[2] Int En : =1 Enable Combined IRQ
Bit[3] Alt Func: GATEA20
Bits[7:4] : Reserved, = 0000
Reserved
General Purpose I/O Combined Interrupt
Bits[2:0] Reserved, = 000
Bit[3] GP IRQ Filter Select
0 = Debounce Filter Bypassed
1 = Debounce Filter Enabled
Bits[7:4] Combined IRQ mapping
1111 = IRQ15
.........
0011 = IRQ3
0010 = Invalid
0001 = IRQ1
0000 = Disable
General Purpose Read/Write enable
Bit[0]
Bit[1]
Bits[7:2] Reserved, = 000000
Note: if the logical device's activate bit is not set then
bits 0 and 1 have no effect.
Watch-dog Timer Time-out Value
Binary coded, units = minutes
0x00 Time out disabled
0x01 Time-out = 1 minute
.........
0xFF Time-out = 255 minutes
=0 disable GPA decoder.
=0 Disable Combined IRQ
=1 Select alternate function
=0 Select basic I/O function
=1 enable GP Addr Decoder
=1 enable GPW, =0 disable GPW
162
=1 Input, =0 Output
=1 Invert, =0 No Invert
DEFINITION
STATE
C
C
C
C
C

Related parts for FDC37C935-QS