DSP56321VF275 Freescale, DSP56321VF275 Datasheet - Page 32
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
DSP56321VF275
Manufacturer Part Number
DSP56321VF275
Description
Manufacturer
Freescale
Datasheet
1.DSP56321VF275.pdf
(84 pages)
Specifications of DSP56321VF275
Device Core Size
24b
Format
Fixed Point
Clock Freq (max)
275MHz
Mips
275
Device Input Clock Speed
275MHz
Ram Size
576KB
Operating Supply Voltage (typ)
1.6/3.3V
Operating Supply Voltage (min)
1.5/3/3/3/3/3/3V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
196
Package Type
MA-BGA
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSP56321VF275
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Specifications
2-12
Notes:
No.
115 Address valid to RD
116 RD assertion pulse width
117 RD deassertion to
118 TA setup before RD or
119 TA hold after RD or WR
assertion
address not valid
WR deassertion
deassertion
1.
2.
3.
4.
5.
Characteristics
WS is the number of wait states specified in the BCR. The value is given for the minimum for a given category. (For example,
for a category of [3 ≤ WS ≤ 7] timing is specified for 3 wait states.) Three wait states is the minimum value otherwise.
Timings 100 and 107 are guaranteed by design, not tested.
All timings are measured from 0.5 × V
The WS number applies to the access in which the deassertion of WR occurs and assumes the next access uses a minimal
number of wait states.
Timing 118 is relative to the deassertion edge of RD or WR even if TA remains asserted.
Note: Address lines A[0–17] hold their state after a
read or write operation. AA[0–3] do not hold their
state after a read or write operation.
A[0–17]
D[0–23]
5
AA[0–3]
WR
RD
TA
Symbol
—
—
—
—
—
Table 2-8.
(WS + 0.25) × T
Figure 2-10.
0.25 × T
Expression
1.25 × T
2.25 × T
DSP56321 Technical Data, Rev. 11
0.5 × T
[3 ≤ WS ≤ 7]
[WS ≥ 3]
[WS ≥ 8]
CCQH
113
C
C
C
C
to 0.5 × V
− 2.0
+ 2.0
− 4.0
− 4.0
SRAM Timing (Continued)
C
1
− 3.0
SRAM Read Access
CCQH
104
13.25
Min
2.25
7.25
3.25
0.5
200 MHz
0
.
100
Max
105
—
—
—
—
—
—
116
11.59
Min
1.69
6.24
3.14
0.3
220 MHz
0
118
Max
—
—
—
—
—
—
Data
In
10.55
Min
1.21
5.38
3.04
0.1
240 MHz
0
Max
Freescale Semiconductor
117
106
—
—
—
—
—
—
119
–0.18
Min
8.81
0.54
4.18
2.91
275 MHz
0
Max
—
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns