MC9S12XDT512CAA Freescale, MC9S12XDT512CAA Datasheet - Page 877

no-image

MC9S12XDT512CAA

Manufacturer Part Number
MC9S12XDT512CAA
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDT512CAA

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
59
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDT512CAA
Manufacturer:
FREESCALE
Quantity:
2 235
Part Number:
MC9S12XDT512CAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDT512CAA
Manufacturer:
FREESCALE
Quantity:
2 235
Part Number:
MC9S12XDT512CAAR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
22.3.2.70 Port AD1 Reduced Drive Register 0 (RDR0AD1)
Read: Anytime.
Write: Anytime.
This register configures the drive strength of each PAD[23:16] output pin as either full or reduced. If the
port is used as input this bit is ignored.
22.3.2.71 Port AD1 Reduced Drive Register 1 (RDR1AD1)
Read: Anytime.
Write: Anytime.
This register configures the drive strength of each PAD[15:08] output pin as either full or reduced. If the
port is used as input this bit is ignored.
Freescale Semiconductor
RDR0AD1[23:16]
RDR1AD1[15:8]
Reset
Reset
Field
Field
W
W
R
7–0
R
7–0
RDR0AD123 RDR0AD122 RDR0AD121 RDR0AD120 RDR0AD119 RDR0AD118 RDR0AD117 RDR0AD116
RDR1AD115 RDR1AD114 RDR1AD113 RDR1AD112 RDR1AD111 RDR1AD110 RDR1AD19
0
0
7
7
Reduced Drive Port AD1 Register 0
0 Full drive strength at output.
1 Associated pin drives at about 1/6 of the full drive strength.
Reduced Drive Port AD1 Register 1
0 Full drive strength at output.
1 Associated pin drives at about 1/6 of the full drive strength.
Figure 22-72. Port AD1 Reduced Drive Register 0 (RDR0AD1)
Figure 22-73. Port AD1 Reduced Drive Register 1 (RDR1AD1)
0
0
6
6
Table 22-63. RDR0AD1 Field Descriptions
Table 22-64. RDR1AD1 Field Descriptions
MC9S12XDP512 Data Sheet, Rev. 2.21
0
0
5
5
0
0
4
4
Description
Description
Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)
0
0
3
3
0
0
2
2
0
0
1
1
RDR1AD18
0
0
0
0
879

Related parts for MC9S12XDT512CAA