74SSTU32864CBFG IDT, Integrated Device Technology Inc, 74SSTU32864CBFG Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
74SSTU32864CBFG
Manufacturer Part Number
74SSTU32864CBFG
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.74SSTU32864CBFG.pdf
(12 pages)
Specifications of 74SSTU32864CBFG
Logic Family
SSTU
Logical Function
Registered Buffer
Number Of Elements
1
Number Of Bits
25
Number Of Inputs
25
Number Of Outputs
25
High Level Output Current
-8mA
Low Level Output Current
8mA
Package Type
LFBGA
Propagation Delay Time
2.35ns
Operating Supply Voltage (typ)
1.8V
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Clock-edge Trigger Type
Posit/Negat-Edge
Polarity
Non-Inverting
Technology
CMOS
Frequency (max)
340(Min)MHz
Mounting
Surface Mount
Pin Count
96
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
74SSTU32864CBFG
Manufacturer:
IDT
Quantity:
22 000
FUNCTION TABLE
NOTES:
1. H = HIGH Voltage Level
2. Output level before the indicated steady-state conditions were established.
MODE SELECT
IDT74SSTU32864/A/C/D/G
1:1 AND 1:2 REGISTERED BUFFER WITH 1.8V SSTL I/O
L = LOW Voltage Level
X = Don’t Care
↑ = LOW to HIGH
↓ = HIGH to LOW
RESET
C
0
0
1
1
0
H
H
H
H
H
H
H
H
H
H
H
H
L
C
0
1
0
1
1
X or Floating
DCS
H
H
H
H
H
H
L
L
L
L
L
L
1:1 25-bit to 25-bit
1:2 14-bit to 28-bit, Front (Type A)
Reserved
1:2 14-bit to 28-bit, Back (Type B)
X or Floating
CSR
H
H
H
H
H
H
L
L
L
L
L
L
Device Mode
(EACH FLIP-FLOP) (1)
X or Floating
Inputs
L or H
L or H
L or H
L or H
CLK
↑
↑
↑
↑
↑
↑
↑
↑
X or Floating
L or H
L or H
L or H
L or H
CLK
↓
↓
↓
↓
↓
↓
↓
↓
6
OUTPUT CONTROL (SSTU32864G)
Dx, DODT, DCKE
Z
X or Floating
OH
0
0
1
1
H
H
H
H
L
X
L
X
L
X
L
X
Z
0
1
0
1
OL
Standard
Highest
Low
High
Outputs
COMMERCIAL TEMPERATURE RANGE
Q
Q
Q
Q
Q
Q
Qx
H
H
H
L
0
L
0
L
0
0
0
0
L
(2)
(2)
(2)
(2)
(2)
(2)
Output Slew Rate
Output
QCSx
Q
Q
Q
Q
H
H
H
H
L
L
L
L
L
0
0
0
0
(2)
(2)
(2)
(2)
QODTx, QCKEx
Outputs
Q
Q
Q
Q
H
H
H
H
L
0
L
0
L
0
L
0
L
(2)
(2)
(2)
(2)