IDTCV115-2PV IDT, Integrated Device Technology Inc, IDTCV115-2PV Datasheet - Page 12

• Manufacturer Part Number: IDTCV115-2PV
• Description: IC FLEXPC CLK PROGR P4 56-TSSOP
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: FlexPC™r
• Type: PC Clockr

Specifications of IDTCV115-2PV

• Input: Crystal
• Output: Clock
• Frequency - Max: 400MHz
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 56-TSSOP
• Frequency-max: 400MHz
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: CV115-2PV

PLL FREQUENCY PROGRAMMING PROCEDURES
The user changes PLL frequency through Soft Alarm or Hard Alarm. The Watch Dog circuit has to be enabled. Based on their application, the user may
enable either one or both of the alarms.
User presets the CPU PLL Mode and N, and SRC PLL N value:
User selects the frequency for Soft Alarm and Hard Alarm, if enabled respectively:
User sets the Timer and enables the WD circuit for frequency switch:
WD SOFT AND HARD ALARM/TIME OUT OPERATION
IDTCV115-2
PROGRAMMABLE FLEXPC™ CLOCK FOR P4 PROCESSOR
WDE
1.
2.
3.
4.
5.
6.
7.
8.
9.
•
•
•
Trigger Watch Dog Circuit
WD SOFT ALARM TIMER [3:0]
Set CPU PLL Mode, CB1 and CB2, byte17
Set CPU PLL N, CN1 and CN2, byte18 and byte19
Set SRC(PCI Express) PLL N, PN1 and PN2, byte21, 22
Select Soft Alarm frequency, byte23
Select Hard Alarm frequency, byte24
Set Hard Alarm Timer, byte25
Set Soft Alarm Timer, byte 26
Enable Soft and Hard Alarm and RESET# bit (If user needs RESET# signal to reset the system), byte27
Enable Watch Dog (WDE), byte27
Soft Reset# and Hard Reset# are valid only if Soft Alarm and Hard Alarm are enabled respectively.
WDE Disable resets WDSRB and WDHRB.
PCI CLK is selectable from SRC PLL or SATA PLL, byte5 bit6. If from SRC PLL, PCI frequency = 1/3 of SRC frequency. If from SATA, PCI is
fixed to 3 selections, 33MHz, 36MHz and 40MHz, byte5 bit[5:4].
WD HARD ALARM TIMER [7:0]
If Soft Alarm Enabled (byte 27):
If Soft Reset# Enabled (byte 27):
Set WDSRB (byte 6)
Load CPU N and Mode
selections into PCU PLL
Load SRC N selection
into SRC PLL
Issue RESET#
12
If Hard Alarm Enabled (byte 27):
If Hard Reset# Enabled (byte 27):
If Hard Alarm Relatch Enabled:
Set WDHRB (byte 6)
Load CPU N and Band selections into PCU PLL
Load SRC N selections into SRC PLL
Issue RESET#
Latch FSC, B, A
COMMERCIAL TEMPERATURE RANGE