IDTCSPUA877BVG IDT, Integrated Device Technology Inc, IDTCSPUA877BVG Datasheet
IDTCSPUA877BVG
Specifications of IDTCSPUA877BVG
Available stocks
Related parts for IDTCSPUA877BVG
IDTCSPUA877BVG Summary of contents
Page 1
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER FEATURES: • differential clock distribution • Optimized for clock distribution in DDR2 (Double Data Rate) SDRAM applications • Operating frequency: 125MHz to 410MHz • Stabilization time: <6us • Very ...
Page 2
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN CONFIGURATION GND GND GND GND BALL VFBGA PACKAGE ...
Page 3
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER ABSOLUTE MAXIMUM RATINGS Symbol Rating Supply Voltage Range DDQ DD I (3) V Input Voltage Range O (3) V Voltage range applied to any output in the high or ...
Page 4
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN DESCRIPTION (VFBGA) Pin Name AGND AV DD CLK, CLK FBIN, FBIN FBOUT, FBOUT GND B2 - B5, C2, C5, H2, H5 D4, E2, E5, F2, ...
Page 5
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Commercial 0°C to +70°C A Symbol Parameter V Input Clamp Voltage (All Inputs (2) V Input ...
Page 6
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER AC ELECTRICAL CHARACTERISTICS Symbol Description any Y any Y/Y DIS s Output Enable (OE) LR(I) Input Clock Slew Rate, measured single-ended LR(O) (4) s Output ...
Page 7
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS V DDQ CSPUA877 GND V /2 DDQ Z = 60Ω 2.97" 60Ω 2.97" CSPUA877 V /2 DDQ Z = 60Ω L ...
Page 8
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS Yx, FBOUT Yx, FBOUT CLK CLK FBIN FBIN Yx Yx Yx, FBOUT Yx, FBOUT t t cycle n cycle n jit(cc) cycle n ...
Page 9
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT NOTE Average input frequency measured at CLK / CLK Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT ...
Page 10
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS OE Y Time Delay Between Output Enable (OE) and Clock Output (Y, Y) CLK CLK FBIN FBIN SSC OFF SSC ON t (Ø)DYN 50% ...
Page 11
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS 80% Clock Inputs and Outputs, OE 20% t SLR(I/O) BEAD VIA 1Ω 0603 CARD V DDQ GND VIA CARD NOTES: Place all decoupling capacitors as close to ...
Page 12
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER APPLICATION INFORMATION CLK R = 120Ω CLK R = 120Ω 10pF Feedback path CLK R = 120Ω CLK R = 120Ω 10pF Feedback path ~2.5" CSPUA877 Z = ...
Page 13
IDTCSPUA877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER ORDERING INFORMATION IDTCSPUA XXXXX XX Package Device Type CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 X Process Blank 0°C to +70°C (Commercial) BVG Very Fine Pitch Ball Grid ...