ICS9DB403DFLF IDT, Integrated Device Technology Inc, ICS9DB403DFLF Datasheet - Page 19

• Manufacturer Part Number: ICS9DB403DFLF
• Description: IC BUFFER 4OUTPUT DIFF 28-SSOP
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: Clock Bufferr
• Series: -r

Specifications of ICS9DB403DFLF

• Input: HCSL
• Output: HCSL, LVDS
• Frequency - Max: 400MHz
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 28-SSOP
• Frequency-max: 400MHz
• Number Of Elements: 1
• Supply Current: 200mA
• Pll Input Freq (min): 50MHz
• Pll Input Freq (max): 110MHz
• Operating Supply Voltage (typ): 3.3V
• Operating Temp Range: 0C to 70C
• Package Type: SSOP
• Output Frequency Range: 50 to 100MHz
• Operating Supply Voltage (min): 3.135V
• Operating Supply Voltage (max): 3.465V
• Operating Temperature Classification: Commercial
• Pin Count: 28
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Compliant, Lead free / RoHS Compliant
• Other names: 9DB403DFLF

Revision History
Rev.
ICS9DB403D
Four Output Differential Buffer for PCIe Gen 1 and Gen 2
M
A
B
C
D
E
G
H
K
F
J
L
I
Issue Date Description
11/26/2008 Updated SMBus table - Byte0:Byte3.
8/15/2006
5/22/2007
1/16/2008
2/29/2008
3/18/2008
8/19/2008
8/26/2008
7/13/2009
10/7/2009
1/27/2011
4/9/2008
2/6/2009
TM
1. Updated electrical characteristics for final data sheet
2. Corrected references to 8 outputs (should be 4)
Updated Polarity Inversion Table.
1. Corrected SMBus table to eliminate non-existant outputs. This effects
bytes 1 and 2.
2. Changed PWD notation to Default in SMBus descriptions
Added Input Clock Specs
Fixed typo in Input Clock Parameters
Updated Input Clock Specs
Corrected typos on Bytes 1 and 2.
1. Updated Electrical Characteristics to add propagation delay and phase
noise information.
2. Corrected SMBus to reference pin numbers for 403 instead of 803 device.
3. Removed references to OE controls that are not present on 403.
4. Added SMBus electrical characteristics
5. Added foot note about DIF input running in order for the SMBus interface
to work
6. Added foot note to Byte 1 about functionality of OE bits and OE pins.
7. Corrected Block Diagram with proper OE pins indicated.
Added Industrial temp. specs and ordering information.
Updated general description and block diagram
1. Clarified that Vih and Vil values were for Single ended inputs
2. Added separate Idd values for the 9DB403
3. Added Differential Clock input parameters.
Updated Termination Figure 4
Innovate with IDT and accelerate your future networks. Contact:
www.IDT.com
Corporate Headquarters
Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
[phone] (outside U.S.)
For Sales
800-345-7015
408-284-8200
Fax: [phone]
© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated
Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks
or registered trademarks used to identify products or services of their respective owners.
Printed in USA
19
For Tech Support
408-284-6578
[e-mail]
Asia Pacific and Japan
Integrated Device Technology
Singapore (1997) Pte. Ltd.
Reg. No. 199707558G
435 Orchard Road
#20-03 Wisma Atria
Singapore 238877
[phone]
Europe
IDT Europe, Limited
Prime House
Barnett Wood Lane
Leatherhead, Surrey
United Kingdom KT22 7DE
[phone]
Various
Various
Various
Page #
11
11
11
10
2
6
6
6
1
-