ICS85354AKLFT IDT, Integrated Device Technology Inc, ICS85354AKLFT Datasheet
ICS85354AKLFT
Specifications of ICS85354AKLFT
Related parts for ICS85354AKLFT
ICS85354AKLFT Summary of contents
Page 1
DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER General Description The ICS85354 is a dual 2:1 and 1:2 Multiplexer and ICS a member of the HiPerClockS performance clock solutions from IDT. The 2:1 HiPerClockS™ Multiplexer allows one of 2 inputs to be ...
Page 2
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Table 1. Pin Descriptions Number Name 1, 2 QB0/QB0 Output 3, 4 QB1/QB1 Output 5 CLKB Input 6 CLKB Input 7 CLK_SELB Input 8 V Power EE 9 CLKA1 Input 10 CLKA1 Input ...
Page 3
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Absolute Maximum Ratings NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or ...
Page 4
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Table 4C. LVCMOS/LVTTL DC Characteristics, V Symbol Parameter V Input High Voltage IH V Input Low Voltage IL CLK_SELA, I Input High Current IH CLK_SELB CLK_SELA, I Input Low Current IL CLK_SELB Table ...
Page 5
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER AC Electrical Characteristics Table 5. AC Characteristics -40°C to 85°C A Parameter Symbol f Output Frequency MAX Propagation Delay NOTE 1 tsk(pp) Part-to-Part Skew; NOTE 2, 3 ...
Page 6
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Parameter Measurement Information LVPECL V EE -0.375V to -1.465V LVPECL Output Load AC Test Circuit Par Par tsk(pp) Part-to-Part Skew 80% Clock ...
Page 7
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Application Information Wiring the Differential Input to Accept Single Ended Levels Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V generated ...
Page 8
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Differential Clock Input Interface The CLK /CLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V SWING and V input requirements. Figures show interface CMR examples for ...
Page 9
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER VFQFN EPAD Thermal Release Path In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) ...
Page 10
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Termination for 3.3V LVPECL Outputs The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. FOUT and FOUT are low ...
Page 11
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Termination for 2.5V LVPECL Outputs Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω – 2V. For V = 2.5V, ...
Page 12
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER A Typical Application for the ICS85354 Used to connect a multi-rate PHY with the Tx/Rx pins of an SFP Module. Problem Addressed: How to map the 2 Tx/Rx pairs of the multi-rate PHY ...
Page 13
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Mode 2, 100BaseX Connected to SFP All lines are differential pairs, but drawn as single-ended to simplify the drawing. CLK_SELA = PHY ULTI ATE Tx 100BaseFX Rx Tx 1000BaseX Rx ...
Page 14
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Power Considerations This section provides information on power dissipation and junction temperature for the ICS85354. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS85354 is ...
Page 15
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER 3. Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure Figure ...
Page 16
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Reliability Information Table 7. θ vs. Air Flow Table for a 16 Lead VFQFN JA Linear Feet per Minute Multi-Layer PCB, JEDEC Standard Test Boards Transistor Count The transistor count for ICS85354 is: ...
Page 17
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Ordering Information Table 9. Ordering Information Part/Order Number Marking 85354AK 354A 85354AKT 354A 85354AKLF 54AL 85354AKLFT 54AL NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free ...
Page 18
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Revision History Sheet Rev Table Page Description of Change B T4D 4 LVPECL Characteristics Table - added min. & max. values to VOH and VOL. 4 LVPECL Characteristics Table - deleted VBB row. ...
Page 19
ICS85354 DUAL 2:1 AND 1:2, DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States ...