LMK03000CISQ/NOPB National Semiconductor, LMK03000CISQ/NOPB Datasheet - Page 26

IC CLOCK CONDITIONER PREC 48-LLP

LMK03000CISQ/NOPB

Manufacturer Part Number
LMK03000CISQ/NOPB
Description
IC CLOCK CONDITIONER PREC 48-LLP
Manufacturer
National Semiconductor
Type
Clock Conditionerr
Datasheet

Specifications of LMK03000CISQ/NOPB

Pll
Yes
Input
Clock
Output
LVDS, LVPECL
Number Of Circuits
1
Ratio - Input:output
1:8
Differential - Input:output
Yes/Yes
Frequency - Max
1.296GHz
Divider/multiplier
Yes/No
Voltage - Supply
3.15 V ~ 3.45 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-LLP
Frequency-max
1.296GHz
For Use With
LMK03000CEVAL - BOARD EVALUATION LMK03000C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
LMK03000CISQ
LMK03000CISQTR
www.national.com
3.7.3 Termination for Single-Ended Operation
A balun can be used with either LVDS or LVPECL drivers to
convert the balanced, differential signal into an unbalanced,
single-ended signal.
It is possible to use an LVPECL driver as one or two separate
800 mV p-p signals. When DC coupling one of the LMK03000
family clock LVPECL drivers, the termination should still be
50 ohms to Vcc - 2 V as shown in
Thevenin equivalent circuit (120 Ω resistor connected to Vcc
and an 82 Ω resistor connected to ground with the driver con-
nected to the junction of the 120 Ω and 82 Ω resistors) is a
valid termination as shown in
FIGURE 11. Single-Ended LVPECL Operation, DC
FIGURE 12. Single-Ended LVPECL Operation, DC
Coupling, Thevenin Equivalent
Coupling
Figure 12
Figure
for Vcc = 3.3 V.
11. Again the
20211416
20211415
26
When AC coupling an LVPECL driver use a 120 Ω emitter
resistor to provide a DC path to ground and ensure a 50 ohm
termination with the proper DC bias level for the receiver. The
typical DC bias voltage for LVPECL receivers is 2 V (See
3.7.2). If the other driver is not used it should be terminated
with either a proper AC or DC termination. This latter example
of AC coupling a single-ended LVPECL signal can be used to
measure single-ended LVPECL performance using a spec-
trum analyzer or phase noise analyzer. When using most RF
test equipment no DC bias (0 V DC) is expected for safe and
proper operation. The internal 50 ohm termination the test
equipment provides correctly terminates the LVPECL driver
being measured as shown
LVPECL driver of a CLKoutX/CLKoutX* pair, be sure to prop-
erly terminate the unused driver.
3.7.4 Conversion to LVCMOS Outputs
To drive an LVCMOS input with an LMK03000 family LVDS
or LVPECL output, an LVPECL/LVDS to LVCMOS converter
such
DS90LV028A, DS90LV048A, etc. is required. For best noise
performance, LVPECL provides a higher voltage swing into
input of the converter.
FIGURE 13. Single-Ended LVPECL Operation, AC
as
National
Coupling
Semiconductor's
Figure
13. When using only one
DS90LV018A,
20211414

Related parts for LMK03000CISQ/NOPB