SC2200UFH233F33 AMD (ADVANCED MICRO DEVICES), SC2200UFH233F33 Datasheet - Page 149
SC2200UFH233F33
Manufacturer Part Number
SC2200UFH233F33
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet
1.SC2200UFH233F33.pdf
(429 pages)
Specifications of SC2200UFH233F33
Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / Rohs Status
Compliant
- Current page: 149 of 429
- Download datasheet (4Mb)
Core Logic Module
6.2.5.3
The Core Logic module performs all of the required data
steering from SD[7:0] to SD[15:0] during normal 8-bit ISA
cycles, as well as during DMA and ISA master cycles. It
handles data transfers between the 32-bit PCI data bus
and the ISA bus. 8/16-bit devices can reside on the ISA
bus. Various PC-compatible I/O registers, DMA controller
registers, interrupt controller registers, and counter/timer
registers lie on the on-chip I/O data bus. Either the PCI bus
master or the DMA controllers can become the bus owner.
When the PCI bus master is the bus owner, the Core Logic
module data steering logic provides data conversion nec-
essary for 8/16/32-bit transfers to and from 8/16-bit devices
on either the Sub-ISA bus or the 8-bit registers on the on-
chip I/O data bus. When PCI data bus drivers of the Core
Logic module are in TRI-STATE, data transfers between
the PCI bus master and PCI bus devices are handled
directly via the PCI data bus.
When the DMA requestor is the bus owner, the Core Logic
module allows 8/16-bit data transfer between the Sub-ISA
bus and the PCI data bus.
AMD Geode™ SC2200 Processor Data Book
Fast-PCI
ISA
1 - GX1 transaction
2 - IDE bus master - starts and completes
3 - End of ISA cycle
Sub-ISA Bus Data Steering
RD#, IOR#
FRAME#
TRDY#
STOP#
IRDY#
REQ#
GNT#
BALE
Figure 6-3. PCI to ISA Cycles with Delayed Transaction Enabled
1
1
1
6.2.5.4
In normal operation, the Core Logic module inserts a delay
between back-to-back ISA I/O cycles that originate on the
PCI bus. The default delay is four ISACLK cycles. Thus, the
second of consecutive I/O cycles is held in the ISA bus
controller until this delay count has expired. The delay is
measured between the rising edge of IOR#/IOW# and the
falling edge of BALE. This delay can be adjusted to a
greater delay through the ISA I/O Recovery Control register
(F0 Index 51h).
Note: This delay is not inserted for a 16-bit Sub-ISA I/O
2
access that is split into two 8-bit I/O accesses.
I/O Recovery Delays
32580B
1
3
157
Related parts for SC2200UFH233F33
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Thin Client On a Chip
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
AMD-751ACAMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-751AMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-X5-133SFZAm5X86? Microprocessor Family
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Hyper Transport PCI-X Tunnel
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
HyperTransport I/O Hub
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
System Controller
Manufacturer:
Advanced Micro Devices
Datasheet: