ST72F324BK6TAS STMicroelectronics, ST72F324BK6TAS Datasheet - Page 193
ST72F324BK6TAS
Manufacturer Part Number
ST72F324BK6TAS
Description
8-BIT MCU
Manufacturer
STMicroelectronics
Datasheet
1.ST72F324BK6TAS.pdf
(198 pages)
- Current page: 193 of 198
- Download datasheet (3Mb)
ST72324B-Auto
15.2
15.2.1
15.2.2
15.3
15.3.1
15.3.2
In the same way, as long as the SBK bit is set, break characters are sent to the TDO pin.
This may lead to generate one break more than expected.
Occurrence
The occurrence of the problem is random and proportional to the baud rate. With a transmit
frequency of 19200 baud (f
occurrence is around 1%.
Workaround
If this wrong duration is not compliant with the communication protocol in the application,
software can request that an Idle line be generated before the break character. In this case,
the break duration is always correct assuming the application is not doing anything between
the idle and the break. This can be ensured by temporarily disabling interrupts.
The exact sequence is:
1.
2.
3.
4.
8/16 Kbyte Flash devices only
39-pulse ICC entry mode
ICC mode entry using ST7 application clock (39 pulses) is not supported. External clock
mode must be used (36 pulses). Refer to the ST7 Flash Programming Reference Manual.
Negative current injection on pin PB0
Negative current injection on pin PB0 degrades the performance of the device and is not
allowed on this pin.
8/16 Kbyte ROM devices only
Readout protection with LVD
Readout protection is not supported if the LVD is enabled.
I/O Port A and F configuration
When using an external quartz crystal or ceramic resonator, a few f
be lost when the signal pattern in
device to enter test mode and return to user mode after a few clock periods. User program
execution and I/O status are not changed, only a few clock cycles are lost.
This happens with either one of the following configurations
●
●
This is detailed in
Disable interrupts
Reset and set TE (IDLE request)
Set and reset SBK (break request)
Re-enable interrupts
PA3 = 0, PF4 = 1, PF1 = 0 while PLL option is disabled and PF0 is toggling
PA3 = 0, PF4 = 1, PF1 = 0, PF0 = 1 while PLL option is enabled
Table 122
CPU
Doc ID13466 Rev 4
= 8MHz and SCIBRR = 0xC9), the wrong break duration
Table 122
occurs. This is because this pattern causes the
OSC2
Known limitations
clock periods may
193/198
Related parts for ST72F324BK6TAS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
STMicroelectronics [RIPPLE-CARRY BINARY COUNTER/DIVIDERS]
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
STMicroelectronics [LIQUID-CRYSTAL DISPLAY DRIVERS]
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
BOARD EVAL FOR MEMS SENSORS
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
NPN TRANSISTOR POWER MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
TURBOSWITCH ULTRA-FAST HIGH VOLTAGE DIODE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
DIODE / SCR MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
DIODE / SCR MODULE
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Search -----> STE16N100
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
Search ---> STE53NA50
Manufacturer:
STMicroelectronics
Datasheet:
Part Number:
Description:
NPN Transistor Power Module
Manufacturer:
STMicroelectronics
Datasheet: