EP2C5F256C8N Altera, EP2C5F256C8N Datasheet - Page 97

IC CYCLONE II FPGA 5K 256-FBGA

EP2C5F256C8N

Manufacturer Part Number
EP2C5F256C8N
Description
IC CYCLONE II FPGA 5K 256-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C5F256C8N

Number Of Logic Elements/cells
4608
Number Of Labs/clbs
288
Total Ram Bits
119808
Number Of I /o
158
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-FBGA
No. Of Logic Blocks
288
Family Type
Cyclone II
No. Of I/o's
158
I/o Supply Voltage
3.3V
Operating Frequency Max
320MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1656

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C5F256C8N
Manufacturer:
ALTBRA
Quantity:
36
Part Number:
EP2C5F256C8N
Manufacturer:
ALTERA82
Quantity:
1 080
Part Number:
EP2C5F256C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C5F256C8N
Manufacturer:
ALTERA/PBF
Quantity:
5
Part Number:
EP2C5F256C8N
Manufacturer:
ALTERA
0
Part Number:
EP2C5F256C8N
Manufacturer:
ALTERA
Quantity:
21
Part Number:
EP2C5F256C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2C5F256C8N
0
Part Number:
EP2C5F256C8N#####
Manufacturer:
ALTERA
0
Altera Corporation
February 2008
Notes to
(1)
(2)
1.5-V HSTL class I
1.5V HSTL class II
Table 5–7. DC Characteristics of User I/O Pins Using Single-Ended Standards
I/O Standard
The values in this table are based on the conditions listed in
This specification is supported across all the programmable drive settings available as shown in the
Architecture
Table
5–7:
chapter of the Cyclone II Device Handbook.
I
OL
16
(mA)
Differential I/O Standards
The RSDS and mini-LVDS I/O standards are only supported on output
pins. The LVDS I/O standard is supported on both receiver input pins
and transmitter output pins.
1
Figure 5–1
standards (LVDS, LVPECL, differential 1.5-V HSTL class I and II,
differential 1.8-V HSTL class I and II, differential SSTL-2 class I and II, and
differential SSTL-18 class I and II).
8
Test Conditions
For more information on how these differential I/O standards
are implemented, refer to the
Cyclone II Devices
shows the receiver input waveforms for all differential I/O
I
OH
–16
–8
(mA)
chapter of the Cyclone II Device Handbook.
Tables 5–2
Maximum V
DC Characteristics and Timing Specifications
0.4
0.4
Cyclone II Device Handbook, Volume 1
and 5–6.
High-Speed Differential Interfaces in
Voltage Thresholds
OL
(V)
Notes
(1),
Minimum V
V
V
(2)
C C I O
C C I O
(Part 2 of 2)
Cyclone II
– 0.4
– 0.4
OH
(V)
5–7

Related parts for EP2C5F256C8N